AD9984APCBZ datasheet(29/44 Pages) AD

29 / 44 page

AD9984A

Rev. 0 | Page 29 of 44

Hex

Address

Read/Write,

Read Only

Bits

Default

Value

Description

***0 ****

Auto-Offset Hold.

Disables the auto-offset and holds the feedback result.

0 = Continuous update.

1 = One time update.

3:0

**** 0000

Must be written to default for proper operation.

0x2D

R/W

7:0

1111 0000

Test Register 5

Must be written to 0xE8 for proper operation.

0x2E

R/W

7:0

1111 0000

Test Register 6

Must be written to 0xE0 for proper operation.

0x34

R/W

**** *0**

SOG Filter

SOG Filter Enable. When enabled, filters out SOG inputs less than 250 ns.

0 = SOG filter disabled.

1 = SOG filter enabled.

0x36

R/W

**** ***0

VCO Gear

VCO Gear Select. Adds another range to the VCO. Used for lower

frequencies only.

0 = Disable low VCO gear.

1 = Enable low VCO gear.

0x3C

R/W

7:4

0000 ****

Auto Gain

Test Bits. Must be set to default for proper operation.

**** 0***

Auto Gain Matching Hold.

0 = Disables auto gain updates and holds the current auto offset values.

1 = Allows auto gain to continuously update.

2:0

**** *000

Auto Gain Matching Enable.

000 = Auto gain matching is disabled.

110= Auto gain matching is enabled.

1 Functions with more than eight control bits, such as PLL divide ratio, gain, and offset, are only updated when the LSBs are written to (for example, Register 0x02 for

PLL divide ratio).

AD9984APCBZ bảng dữ liệu(PDF) 29 Page - Analog Devices

AD9984APCBZ bảng dữ liệu(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL