STM32F103X6 datasheet(38/67 Pages) STMICROELECTRONICS

38 / 67 page

Electrical characteristics

STM32F103xx

38/67

Wakeup time from low power mode

The wakeup times given in Table 21 is measured on a wakeup phase with a 8-MHz HSI RC

oscillator. The clock source used to wake up the device depends from the current operating

mode:

●

Stop or Standby mode: the clock source is the RC oscillator

●

Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and VDD supply

voltage conditions summarized in Table 7.

5.3.8

PLL characteristics

The parameters given in Table 22 are derived from tests performed under ambient

temperature and VDD supply voltage conditions summarized in Table 7.

Table 21.

Low-power mode wakeup timings(1)

TBD stands for to be determined.

Symbol

Parameter

Conditions

Typ

Max

Unit

tWUSLEEP

(2)

The wakeup time from Sleep and Stop mode are measured from the wakeup event to the point in which the

user application code reads the first instruction.

Wakeup from Sleep mode

Wakeup on HSI RC clock

0.75

TBD

µs

tWUSTOP

(2)

Wakeup from Stop mode

(regulator in run mode)

HSI RC wakeup time = 2 µs

TBD

µs

Wakeup from Stop mode

(regulator in low power mode)

HSI RC wakeup time = 2 µs,

Regulator wakeup from LP

mode time = 5 µs

7TBD

tWUSTDBY

(3)

The wakeup time from Standby mode is measured from the wakeup event to the point in which the device

exits from reset.

Wakeup from Standby mode

HSI RC wakeup time = 2 µs,

Regulator wakeup from power

down time = 38 µs

TBD

µs

Table 22.

PLL characteristics(1)

TBD stands for to be determined.

Symbol

Parameter

Test Conditions

Value

Unit

Min

Typ

Max(2)

Data based on device characterization, not tested in production.

fPLL_IN

PLL input clock

8.0

MHz

PLL input clock duty cycle

fPLL_OUT PLL multiplier output clock

MHz

fVCO

VCO frequency range

When PLL operates

(locked)

144

MHz

tLOCK

PLL lock time

200

µs

tJITTER

Cycle to cycle jitter (+/-3

peak to peak)

VDD is stable

TBD

STM32F103X6 bảng dữ liệu(PDF) 38 Page - STMicroelectronics

STM32F103X6 bảng dữ liệu(HTML) 38 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

bảng dữ liệu tải về

Link URL