SN65MLVD080 datasheet(12/28 Pages) TI

12 / 28 page

www.ti.com

tc(n)

1/f0

Period Jitter

Peak to Peak Jitter

1/f0

PRBS INPUT

OUTPUT

CLOCK INPUT

IDEAL

OUTPUT

ACTUAL

OUTPUT

tjit(per) = tc(n) -1/f0

tjit(pp)

VA -VB

INPUTS

VA - VB

VCM

0.2 V (’080)

1 V

0.4 V (’082)

VOH

VCC/2

VOL

VOH

VOL

VCC/2

VOH

VOL

VCC/2

Cycle to Cycle Jitter

VOH

VCC/2

VOL

OUTPUT

tc(n)

tc(n+1)

tjit(cc) = | tc(n) - tc(n+1) |

SN65MLVD080

SN65MLVD082

SLLS581B – SEPTEMBER 2003 – REVISED SEPTEMBER 2005

All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.

The measurement is made on a TEK TDS6604 running TDSJIT3 application software

Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50

±1% duty cycle clock input.

Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 215–1 PRBS input.

Figure 12. Receiver Jitter Measurement Waveforms

Table 3. Terminal Functions

TYPE

DESCRIPTION

NAME

NO.

1D–8D

58, 57, 52, 51, 46, 45, 40, 39

Input

Data inputs for drivers

1R–8R

59, 56, 53, 50, 47, 44, 41, 38

Output

Data output for receivers

1A–8A

6, 8, 12, 14, 18, 20, 24, 26

Bus I/O

M-LVDS bus noninverting input/output

1B–8B

7, 9, 13, 15, 19, 21, 25, 27

Bus I/O

M-LVDS bus inverting input/output

10, 16, 22, 28, 36, 37, 43, 49, 55, 62, 63,

GND

Power

Circuit ground

VCC

5, 11, 17, 23, 34, 35, 42, 48, 54, 60, 61

Power

Supply voltage

Input

Receiver enable, active low, enables all receivers

1DE–8DE

1, 2, 3, 4, 29, 30, 31, 32

Input

Driver enable, active high, individual enables

Submit Documentation Feedback

SN65MLVD080 bảng dữ liệu(PDF) 12 Page - Texas Instruments

SN65MLVD080 bảng dữ liệu(HTML) 12 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL