CYII4SC014KAA-GTC
CYII4SM014KAA-GEC
Document #: 38-05709 Rev. *B
Page 13 of 27
SPI Register
SPI Interface Architecture
The elementary unit cell of the serial to parallel interface consists of two D-flip-flops. The architecture is shown in Figure 13. 16
of these cells are connected in parallel, having a common /CS and SCLK form the entire uploadable parameter block, where Din
is connected to Dout of the next cell. The uploaded settings are applied to the sensor on the rising edge of signal /CS.
SPI Register Definition
Sensor parameters can be serially uploaded inside the sensor
at the start of a frame. The parameters are:
• Subsampling modes for X and Y shift registers (3-bit code
for 6 subsampling modes)
• Power control of the output amplifiers, column amps and
pixel array. Each amplifier can be individually powered
up/down
• Output crossbar switch control bits. The crossbar switch is
used to route the green pixels to the same output amplifiers
at all time. A first bit controls the crossbar. When a second
bit is set, the first bit will toggle on every CLK_Y edge in
order to automatically route the green pixels of the bayer
filter pattern.
The code is uploaded serially as a 16-bit word (LSB uploaded
first).
Table 7 on page 14 lists the register definition. The default
code for a full resolution readout is 33342 (decimal) or 1000
0010 0011 1110.
D
Q
C
D
Q
C
Din
To sensor core
Dout
SCLK
CS
16 outputs to sensor core
SCLK
Din
Dout
Unity Cell
Entire uploadable parameter block
CS
D0
D1
D2
D15
CS
SCLK
Din
Ts
Data
valid
Tsclk
Th
Figure 13. SPI Interface
Table 6. Timing Requirements Serial-Parallel Interface
Parameter
Value
Tsclk
100 ns
Ts
50 ns
Th
50 ns
[+] Feedback
[+] Feedback
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
