PM7366-PI datasheet(108/286 Pages) PMC

108 / 286 page

RELEASED

PM7366 FREEDM-8

DATA SHEET

PMC-1970930

ISSUE 4

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

Bit

Type

Function

Default

Bit 31 to

Bit 16

Unused

XXXXH

Bit 15

Unused

Bit 14

R/W

TP2EN

Bit 13

R/W

TABRT2EN

Bit 12

R/W

RP2EN

Bit 11

R/W

RLENE2EN

Bit 10

R/W

RABRT2EN

Bit 9

R/W

RFCSE2EN

Bit 8

R/W

RSPE2EN

Bit 7

Unused

Bit 6

R/W

TP1EN

Bit 5

R/W

TABRT1EN

Bit 4

R/W

RP1EN

Bit 3

R/W

RLENE1EN

Bit 2

R/W

RABRT1EN

Bit 1

R/W

RFCSE1EN

Bit 0

R/W

RSPE1EN

This register configures the events that are accumulated in the two configurable performance

monitor counters in the PMON block.

Note

This register is not byte addressable. Writing to this register modifies all the bits in the register.

Byte selection using byte enable signals (CBEB[3:0]) are not implemented. However, when all

four byte enables are negated, no access is made to this register.

RSPE1EN:

The receive small packet error accumulate enable bit (RSPE1EN) enables counting of

minimum packet size violation events. When RSPE1EN is set high, receipt of a packet that is

shorter than 32 bits (CRC-CCITT, Unspecified CRC or no CRC) or 48 bits (CRC-32) will

PM7366-PI bảng dữ liệu(PDF) 108 Page - PMC-Sierra, Inc

PM7366-PI bảng dữ liệu(HTML) 108 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL