M69KB128AA datasheet(21/68 Pages) STMICROELECTRONICS

21 / 68 page

M69KB128AA

6 Synchronous operating modes

21/68

6.4

Synchronous Burst Read Interrupt

Ongoing Burst Read operations can be interrupted to start a new Burst cycle by either of the

following means:

●

Driving E High, VIH, and then Low, VIL on the next clock cycle (recommended). If

necessary, refresh cycles will be added during the new Burst operation to schedule any

outstanding refresh. If Variable Latency mode is set, additional wait cycles will be added if

a refresh operation is scheduled during the Synchronous Burst Read Interrupt. WAIT

monitoring is mandatory for proper system operation.

●

Starting a new Synchronous Burst Read operation without toggling E.

An ongoing Burst Read operation can be interrupted only after the first valid data is output.

When a new Burst access starts, I/O signals immediately become high impedance.

6.5

Synchronous Burst Write Interrupt

Ongoing Burst Write operations can be interrupted to start a new Burst cycle by either of the

following means:

●

Driving E High, VIH, and then Low, VIL on the next clock cycle (recommended),

●

Starting a new Synchronous Burst Write without toggling E. Considering that Burst Writes

are always performed in Fixed Latency mode, refresh is never scheduled. A maximum

Chip Enable, E, low time (tELEH) must be respected for proper device operation.

An ongoing Burst Write can be interrupted only after the first data is input. When a new Burst

access starts, I/O signals immediately become high impedance.

See Figure 27: Burst Read Interrupted by Burst Read or Write AC Waveforms and Figure 32:

Burst Write Interrupted by Burst Write or Read AC Waveforms for details on Burst Read and

Burst Write interrupt AC waveforms, respectively.

6.6

Synchronous Burst Read and Write Suspend

Synchronous Burst Read and Write operations can be suspended by halting the Clock K

holding it either High or Low. The status of the I/O signals will depend on the status of Output

enable input, G. The device internal address counter is suspended and data outputs become

high impedance tGHQZ after the rising edge of the Output Enable signal, G. It is prohibited to

suspend the first data output at the beginning of a Synchronous Burst Read.

See Figure 25 for details on the Synchronous Burst Read and Write Suspend mechanisms.

During Synchronous Burst Read and Synchronous Burst Write Suspend operations, the WAIT

output will be asserted. Bit BCR8 of the Bus Configuration Register is used to configure when

the transition of the WAIT output signal between the asserted and the deasserted state occurs

with respect to valid data available on the data bus.

M69KB128AA bảng dữ liệu(PDF) 21 Page - STMicroelectronics

M69KB128AA bảng dữ liệu(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL