MP6570GR datasheet(39/55 Pages) MPS

39 / 55 page

MP6570

– 3-PHASE BLDC CONTROLLER WITH HIGH-ACCURACY ANGULAR SENSOR

MP6570 Rev. 1.0

www.MonolithicPower.com

3/4/2019

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

PWM

VIN(+)

VIN(-)

PWM

VINMAX

IINMAX

VIN

IIN

VDCCON

Figure 27: Input Bus Protection

Address: 29h

Bit[15:0]

Name

Default

Description

[8:1]

VIN_LIMIT

9BH

Defines the input bus voltage protection threshold.

The

input

voltage

protection

threshold

VIN_LIMIT*1.6/255/KVIN

Where KVIN is resistor divider gain from VIN from the ADC

sample.

[0]

VINPEN

The input bus voltage protection enable bit.

0: disable

1: enable

Address: 2Ah

Bit[15:0]

Name

Default

Description

[10:1]

IIN_LIMIT

1E0H

Defines the input current protection threshold.

The input protection threshold is set according to:

IIN_LIMIT[9:0] = (Vs+0.9)*1023/1.6

Where Vs is the input current sensing voltage.

[0]

IINPEN

The input current protection enable bit.

0: disable

1: enable

Clock Oscillator

The MP6570 supports two modes for the

internal clock reference by detecting the XTAL1

and XTAL2 pin connections during power-up.

The first is internal clock mode when XTAL1 is

connected to ground and XTAL2 is float. In this

mode, the MP6570 generates a 160MHz clock

internally.

The second option is to use an external crystal.

In this way, the MP6570 provides a very

accurate clock. An accurate 10MHz crystal is

needed between pins XTAL1 and XTAL2 (see

Figure 28). Refer to the crystal component

datasheet for correct Rx and Cy value selection.

Typical value are Rx = 1M

Ω and Cy = 15pF.

MP6570GR bảng dữ liệu(PDF) 39 Page - Monolithic Power Systems

MP6570GR bảng dữ liệu(HTML) 39 Page - Monolithic Power Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

bảng dữ liệu tải về

Link URL