PIC16F685-ESLASHML datasheet(179/294 Pages) MICROCHIP

179 / 294 page

DS41262D-page 177

PIC16F631/677/685/687/689/690

SSPCON: SYNC SERIAL PORT CONTROL REGISTER(1)

R/W-0

WCOL

SSPOV

SSPEN

CKP

SSPM3(2)

SSPM2(2)

SSPM1(2)

SSPM0(2)

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

WCOL: Write Collision Detect bit

= The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

= No collision

bit 6

SSPOV: Receive Overflow Indicator bit

In SPI mode:

= A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the

data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only

transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new recep-

tion (and transmission) is initiated by writing to the SSPBUF register.

= No overflow

In I2C™ mode:

= A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a “don’t care” in

Transmit mode. SSPOV must be cleared in software in either mode.

= No overflow

bit 5

SSPEN: Synchronous Serial Port Enable bit

In SPI mode:

= Enables serial port and configures SCK, SDO and SDI as serial port pins

= Disables serial port and configures these pins as I/O port pins

In I2C mode:

= Enables the serial port and configures the SDA and SCL pins as serial port pins

= Disables serial port and configures these pins as I/O port pins

In both modes, when enabled, these pins must be properly configured as input or output.

bit 4

CKP: Clock Polarity Select bit

In SPI mode:

= Idle state for clock is a high level (Microwire default)

= Idle state for clock is a low level (Microwire alternate)

In I2C mode:

SCK release control

= Enable clock

= Holds clock low (clock stretch). (Used to ensure data setup time.)

bit 3-0

SSPM<3:0>: Synchronous Serial Port Mode Select bits

0000

= SPI Master mode, clock = FOSC/4

0001

= SPI Master mode, clock = FOSC/16

0010

= SPI Master mode, clock = FOSC/64

0011

= SPI Master mode, clock = TMR2 output/2

0100

= SPI Slave mode, clock = SCK pin. SS pin control enabled.

0101

= SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.

0110

= I2C Slave mode, 7-bit address

0111

= I2C Slave mode, 10-bit address

1000

= Reserved

1001

= Load SSPMSK register at SSPADD SFR address(2)

1010

= Reserved

1011

= I2C Firmware Controlled Master mode (slave IDLE)

1100

= Reserved

1101

= Reserved

1110

= I2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled

1111

= I2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled

Note 1:

PIC16F687/PIC16F689/PIC16F690 only.

When this mode is selected, any reads or writes to the SSPADD SFR address actually accesses the SSPMSK register.

PIC16F685-E/ML bảng dữ liệu(PDF) 179 Page - Microchip Technology

PIC16F685-E/ML bảng dữ liệu(HTML) 179 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL