38D5 datasheet(13/141 Pages) RENESAS

13 / 141 page

Rev.3.01

Aug 08, 2007

Page 13 of 134

REJ03B0158-0301

38D5 Group

Fig. 7 Register push and pop at interrupt generation and subroutine call

Interrupt request

→

On-going Routine

M(S) ← (PCH)

(S) ← (S)

− 1

M(S) ← (PCL)

(S) ← (S)

− 1

Execute RTS

Subroutine

(S) ← (S) + 1

(PCL) ← M(S)

(S) ← (S) + 1

(PCH) ← M(S)

M(S) ← (PCH)

(S) ← (S)

− 1

M(S) ← (PCL)

(S) ← (S)

− 1

M(S) ← (PS)

(S) ← (S)

− 1

Interrupt Service

Routine

(S) ← (S)

+ 1

(PS) ← M(S)

(S) ← (S)

+ 1

(PCL) ← M(S)

(S) ← (S)

+ 1

(PCH) ← M(S)

Execute JSR

Execute RTI

(1)

Push return address

on stack

Push contents of processor

status register on stack

I Flag is set from “0” to “1”

Fetch the jump vector

POP contents of

processor status

POP return

address

from stack

POP return address

from stack

Push return address

on stack

Note1: Condition for acceptance of an interrupt request here

→ Interrupt disable flag is “0” and

Interrupt enable bit corresponding to each interrupt source is “1”

Table 7

Push and pop instructions of accumulator or processor status register

Push instruction to stack

Pop instruction from stack

Accumulator

PHA

PLA

Processor status register

PHP

PLP

38D5 bảng dữ liệu(PDF) 13 Page - Renesas Technology Corp

38D5 bảng dữ liệu(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL