DS1821 datasheet(13/18 Pages) DALLAS

tên linh kiện	DS1821

Giải thích chi tiết về linh kiện	Programmable Digital Thermostat and Thermometer

PDF	18 Pages

Scroll/Zoom	100%

nhà sản xuất	DALLAS [Dallas Semiconductor]

Trang chủ	https://www.maximintegrated.com/en.html

Logo

13 / 18 page

DS1821

13 of 18

Figure 9 illustrates that the sum of TINIT, TRC, and TSAMPLE must be less than 15 μs for a read time slot.

Figure 10 shows that system timing margin is maximized by keeping TINIT and TRC as short as possible

and by locating the master sample time during read time slots towards the end of the 15

μs period.

READ/WRITE TIME SLOT TIMING DIAGRAM Figure 8

DETAILED MASTER READ 1 TIMING Figure 9

RECOMMENDED MASTER READ 1 TIMING Figure 10

VDD

GND

1-WIRE BUS

μs

VIH of Master

TRC

TINT > 1 μs

Master samples

VDD

GND

1-WIRE BUS

μs

VIH of Master

TRC =

small

TINT =

small

Master samples

LINE TYPE LEGEND (Figure 8, Figure 9 and Figure 10)

Bus master pulling low

DS1821 pulling low

Resistor pullup

μs

VDD

GND

1-WIRE BUS

μs < TX “0” < 120

μs < TREC <

∞

DS1821 samples

MIN

TYP

MAX

μs

> 1

μs

MASTER WRITE “0” SLOT

MASTER WRITE “1” SLOT

DS1821 samples

MIN

TYP

MAX

VDD

GND

1-WIRE BUS

μs

MASTER READ “0” SLOT

MASTER READ “1” SLOT

Master samples

START

OF SLOT

START

OF SLOT

> 1

μs

μs < TREC <

∞

μs

> 1

μs

DS1821 bảng dữ liệu(PDF) 13 Page - Dallas Semiconductor

DS1821 bảng dữ liệu(HTML) 13 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

bảng dữ liệu tải về

Link URL