TDA8762AMSLASH8 datasheet(9/24 Pages) PHILIPS

9 / 24 page

1996 Mar 21

Philips Semiconductors

Product speciﬁcation

10-bit high-speed low-power

analog-to-digital converter

TDA8762A

Notes

1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock

must not be less than 0.5 ns.

2. Analog input voltages producing code 0 up to and including code 1023:

a) VosB (voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and

the reference voltage BOTTOM (VRB) at Tamb =25 °C.

b) VosT (voltage offset TOP) is the difference between VRT (reference voltage TOP) and the analog input which

produces data outputs equal to code 1023 at Tamb =25 °C.

3. In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities

of the converter reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to

pins VRB and VRT via offset resistors ROB and ROT as shown in Fig.3.

a) The current flowing into the resistor ladder is IL =

and the full-scale input range at the converter,

to cover code 0 to code 1023, is .

b) Since RL, ROB and ROT have similar behaviour with respect to process and temperature variation, the ratio

will be kept reasonably constant from part to part. Consequently variation of the output codes

at a given input voltage depends mainly on the difference VRT − VRB and its variation with temperature and supply

voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching

between each of them is then optimized.

DIFFERENTIAL GAIN; note 9

Gdiff

differential gain

fclk = 80 MHz;

PAL modulated ramp

−

0.5

−

DIFFERENTIAL PHASE; note 9

ϕdiff

differential phase

fclk = 80 MHz;

PAL modulated ramp

−

0.5

−

deg

Timing (fclk = 80 MHz; CL = 15 pF); see Fig.4; note 10

tds

sampling delay time

−−

2ns

output hold time

−−

output delay time

−

913

digital output load capacitance

−

3-state output delay times; see Fig.5

tdZH

enable HIGH

−

tdZL

enable LOW

−

tdHZ

disable HIGH

−

tdLZ

disable LOW

−

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

–

------------------------------------------

–

()

0.824

–

()

-----------------------------------------

GER

1023

–

() 2V

–

------------------------------------------------

100

TDA8762AM/8 bảng dữ liệu(PDF) 9 Page - NXP Semiconductors

TDA8762AM/8 bảng dữ liệu(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL