công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TDA8760K/2 bảng dữ liệu(PDF) 12 Page - NXP Semiconductors

tên linh kiện TDA8760K/2
Giải thích chi tiết về linh kiện  10-bit high-speed analog-to-digital converter
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PHILIPS [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8760K/2 bảng dữ liệu(HTML) 12 Page - NXP Semiconductors

Back Button TDA8760K/2 Datasheet HTML 8Page - NXP Semiconductors TDA8760K/2 Datasheet HTML 9Page - NXP Semiconductors TDA8760K/2 Datasheet HTML 10Page - NXP Semiconductors TDA8760K/2 Datasheet HTML 11Page - NXP Semiconductors TDA8760K/2 Datasheet HTML 12Page - NXP Semiconductors TDA8760K/2 Datasheet HTML 13Page - NXP Semiconductors TDA8760K/2 Datasheet HTML 14Page - NXP Semiconductors TDA8760K/2 Datasheet HTML 15Page - NXP Semiconductors TDA8760K/2 Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 28 page
background image
1996 Sep 12
12
Philips Semiconductors
Product specification
10-bit high-speed analog-to-digital
converter
TDA8760
SIGNAL-TO-NOISE RATIO; notes 4 and 5; see Fig.7
SNR
signal-to-noise ratio
without harmonics;
fclk = 40 MHz;
fi = 4.43 MHz; Tamb =25 °C
54
56
−
dB
EFFECTIVE BITS; notes 4 and 5; see Fig.7
EB
effective bits
TDA8760K/2 (fclk = 20 MHz)
fi = 4.43 MHz
−
8.70
−
bits
fi = 7.5 MHz
−
8.50
−
bits
effective bits
TDA8760K/4 (fclk = 40 MHz)
fi = 4.43 MHz
−
8.50
−
bits
fi = 10 MHz
−
8.20
−
bits
TWO-TONE
Two-tone
two-tone intermodulation
rejection
fclk = 40 MHz; note 8
−−60
−
dB
BIT ERROR RATE
BER
bit error rate
fclk = 40 MHz;
fi = 4.43 MHz; VI = ±16 LSB
at code 512
−
2
× 10−12 −
times/
samples
DIFFERENTIAL GAIN; see Fig.5
Gdiff
differential gain
fclk = 20 MHz; fi = 4.43 MHz
−
0.5
−
%
fclk = 40 MHz; fi = 4.43 MHz
−
1.0
−
%
DIFFERENTIAL PHASE
Φdiff
differential phase
fclk = 40 MHz; fi = 4.43 MHz
−
0.1
0.2
deg
Timing (note 6; see Fig.3; CL=15pF)
tds
sampling delay time
−−
2ns
th
output hold time
8
−−
ns
td
output delay time
−
12
16
ns
3-state output delay times (see Fig.4)
tdZH
enable HIGH
−
12
16
ns
tdZL
enable LOW
−
12
16
ns
tdHZ
disable HIGH
−
812
ns
tdLZ
disable LOW
−
16
20
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com