| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
93LC76A-E/MSG bảng dữ liệu(PDF) 9 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
93LC76A-E/MSG bảng dữ liệu(HTML) 9 Page - Microchip Technology |
|
9 / 28 page ![]() © 2006 Microchip Technology Inc. DS21796H-page 9 93AA76A/B/C, 93LC76A/B/C, 93C76A/B/C 2.8 Write The WRITE instruction is followed by 8 bits (if ORG is low or A-version devices) or 16 bits (if ORG pin is high or B-version devices) of data which are written into the specified address. The self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical ‘0’ indicates that programming is still in progress. DO at logical ‘1’ indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction. FIGURE 2-6: WRITE TIMINGS Note: The write sequence requires a logic high signal on the PE pin prior to the rising edge of the last data bit. Note: After the Write cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO. CS CLK DI DO 1 0 1 An ••• A0 Dx ••• D0 Busy Ready High-Z High-Z TWC TCSL TCZ TSV |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |