công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

MSC7119 bảng dữ liệu(PDF) 39 Page - Freescale Semiconductor, Inc

tên linh kiện MSC7119
Giải thích chi tiết về linh kiện  Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC7119 bảng dữ liệu(HTML) 39 Page - Freescale Semiconductor, Inc

Back Button MSC7119 Datasheet HTML 35Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 36Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 37Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 38Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 39Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 40Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 41Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 42Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 43Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 56 page
background image
MSC7119 10/100 Mbps Ethernet MAC Data Sheet, Rev. 6
Freescale Semiconductor
39
2.5.13
JTAG Signals
Table 31. JTAG Timing
No.
Characteristics
All frequencies
Unit
Min
Max
700
TCK frequency of operation (1/(T
C ×
3)
Note:
TC = 1/CLOCK which is the period of the core clock. The TCK
frequency must less than 1/3 of the core frequency with an absolute
maximum limit of 40 MHz.
0.0
40.0
MHz
701
TCK cycle time
25.0
—
ns
702
TCK clock pulse width measured at VM = 1.6 V
11.0
—
ns
703
TCK rise and fall times
0.0
3.0
ns
704
Boundary scan input data set-up time
5.0
—
ns
705
Boundary scan input data hold time
14.0
—
ns
706
TCK low to output data valid
0.0
20.0
ns
707
TCK low to output high impedance
0.0
20.0
ns
708
TMS, TDI data set-up time
5.0
—
ns
709
TMS, TDI data hold time
14.0
—
ns
710
TCK low to TDO data valid
0.0
24.0
ns
711
TCK low to TDO high impedance
0.0
10.0
ns
712
TRST assert time
100.0
—
ns
Note:
All timings apply to OCE module data transfers as the OCE module uses the JTAG port as an interface.
Figure 26. Test Clock Input Timing Diagram
TCK
(Input)
VM
VM
VIH
VIL
701
702
703
703



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com