| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STM32F101X8 bảng dữ liệu(PDF) 54 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F101X8 bảng dữ liệu(HTML) 54 Page - STMicroelectronics |
|
54 / 64 page ![]() Electrical characteristics STM32F101xx 54/64 5.3.16 12-bit ADC characteristics Unless otherwise specified, the parameters given in Table 37 are derived from tests performed under ambient temperature, fPCLK2 frequency and VDDA supply voltage conditions summarized in Table 7. Note: It is recommended to perform a calibration after each power-up. Table 37. ADC characteristics(1) 1. TBD = to be determined. Symbol Parameter Conditions Min Typ Max Unit VDDA ADC power supply 2.4 3.6 V VREF+ Positive reference voltage 2.0 VDDA V fADC ADC clock frequency 0.6 14 MHz fS Sampling rate TBD 0.05 1 MHz fTRIG External trigger frequency fADC = 14 MHz 823 kHz 17 1/fADC VAIN Conversion voltage range 2) VSSA VDDA V RAIN External input impedance TBD(2)(3) 2. Depending on the input signal variation (fAIN), CAIN can be increased for stabilization time and reduced to allow the use of a larger serial resistor (RAIN). It is valid for all fADC frequencies ≤14 MHz. 3. During the sample time the input capacitance CAIN (5 max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within tS. After the end of the sample time tS, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock tS depend on programming. k Ω CAIN External capacitor on analog input pF Ilkg Negative input leakage current on analog pins VIN < VSS, | IIN |< 400 µA on adjacent analog pin 56 µA RADC Sampling switch resistance 1 k Ω CADC Internal sample and hold capacitor 5pF tCAL Calibration time fADC = 14 MHz 5.9 µs 83 1/fADC tlat Injection conversion latency fADC = 14 MHz 0.214 µs 31/fADC tS Sampling time fADC = 14 MHz 0.107 17.1 µs tSTAB Power-up time 0 0 1 µs tCONV Total conversion time (including sampling time) fADC = 14 MHz 118 µs 14 (1.5 for sampling +12.5 for successive approximation) 1/fADC |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |