24C01BT-ESLASHP datasheet(7/10 Pages) MICROCHIP

7 / 10 page

24C01B/02B

 2004 Microchip Technology Inc.

Preliminary

DS21233B-page 7

FIGURE 7-1:

CURRENT ADDRESS READ

FIGURE 7-2:

RANDOM READ

FIGURE 7-3:

SEQUENTIAL READ

8.0

PIN DESCRIPTIONS

8.1

Serial Data

This is a bi-directional pin used to transfer addresses

and data into and data out of the device. It is an open

drain terminal, therefore the SDA bus requires a pull-up

resistor to VCC (typically 10 K¾ for 100 kHz).

For normal data transfer SDA is allowed to change only

during SCL low. Changes during SCL high are

reserved for indicating the START and STOP condi-

tions.

8.2

SCL Serial Clock

This input is used to synchronize the data transfer from

and to the device.

8.3

This pin must be connected to either VSS or VCC.

If tied to VSS, normal memory operation is enabled

(read/write the entire memory).

If tied to VCC, WRITE operations are inhibited. The

entire memory will be write-protected. Read operations

are not affected.

This feature allows the user to use the 24C01B/02B as

a serial ROM when WP is enabled (tied to VCC).

BUS ACTIVITY

MASTER

SDA LINE

BUS ACTIVITY

CONTROL

BYTE

DATA n

BUS ACTIVITY

MASTER

SDA LINE

BUS ACTIVITY

CONTROL

BYTE

WORD

ADDRESS (n)

DATA n

CONTROL

BYTE

SDA LINE

BUS ACTIVITY

CONTROL

BYTE

DATA n

DATA n + 1

DATA n + 2

DATA n + X

BUS ACTIVITY

MASTER

24C01BT-E/P bảng dữ liệu(PDF) 7 Page - Microchip Technology

24C01BT-E/P bảng dữ liệu(HTML) 7 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10

bảng dữ liệu tải về

Link URL