LT1194CS8 datasheet(4/12 Pages) LINER

4 / 12 page

LT1194

The q denotes specifications which apply over the full operating

temperature range of 0

°C ≤ TA ≤ 70°C. VS = ±5V, VREF = 0V, Null Pins 1 and 8 open circuit, unless otherwise noted.

LT1194C

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

VOS

Input Offset Voltage

All Packages

∆VOS/∆T

Input VOS Drift

µV/°C

IOS

Input Offset Current

0.2

3.5

µA

Input Bias Current

±0.5

±4

µA

Input Voltage Range

– 2.5

3.5

CMRR

Common Mode Rejection Ratio

VCM = – 2.5V to 3.5V

PSRR

Power Supply Rejection Ratio

VS = ±2.375V to ±5V

VLIM

Output Voltage Limit

VI = ±0.5V, VC = 2V (Note 4)

±20

±130

VOUT

Output Voltage Swing

VS = ±8V,

RL = 1k

6.2

6.9

REF = 4V

RL = 100Ω

6.1

6.7

VS = ±8V,

RL = 1k

– 6.4

– 7.2

REF = – 4V

RL = 100Ω

– 6.2

– 6.6

Gain Error

VO = ±3V, RL = 1k

Supply Current

Note 1: Absolute Maximum Ratings are those values beyond which the

life of a device may be impaired.

Note 2: A heat sink is required to keep the junction temperature below

absolute maximum when the output is shorted.

Note 3: There are two limitations on signal swing. Output swing is limited

by clipping or saturation in the output stage. Input swing is controlled by

an adjustable input limiting function. On VS = ±5V, the overload

characteristic is output limiting, but on

±8V the overload characteristic is

input limiting. VOMAX is measured with the null pins open circuit.

Note 4: Output amplitude is reduced by the input limiting function. The

input limiting function occurs when the null pins, 1 and 8, are tied together

and raised to a potential 0.3V or more above the negative supply.

Note 5: Slew rate is measured between

±1V on the output, with a ±0.3V

input step.

Note 6: Full-power bandwidth is calculated from the slew rate

measurement:

FPBW = SR/2

πVP.

Note 7: Settling time measurement techniques are shown in “Take the

Guesswork Out of Settling Time Measurements,” EDN, September 19,

1985.

Note 8: NTSC (3.58MHz).

Note 9: AC parameters are 100% tested on the ceramic and plastic DIP

packaged parts (J and N suffix) and are sample tested on every lot of the

SO packaged part (S suffix).

ELECTRICAL CHARACTERISTICS

LT1194 • TA03

–

LT1194

–5V

INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A

250mV

RANGE WITH A 1k

Ω TO 10kΩ POTENTIOMETER

–

LT1194

–5V

(NOTE 4)

Optional Offset Nulling Circuit

Input Limiting Connection

Input Limiting with Offset Nulling

–

LT1194

–5V

(NOTE 4)

LT1194CS8 bảng dữ liệu(PDF) 4 Page - Linear Technology

LT1194CS8 bảng dữ liệu(HTML) 4 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

bảng dữ liệu tải về

Link URL