công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DF2S16ASL bảng dữ liệu(PDF) 2 Page - Toshiba Semiconductor

tên linh kiện DF2S16ASL
Giải thích chi tiết về linh kiện  ESD Protection Diodes Silicon Epitaxial Planar
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TOSHIBA [Toshiba Semiconductor]
Trang chủ  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

DF2S16ASL bảng dữ liệu(HTML) 2 Page - Toshiba Semiconductor

  DF2S16ASL Datasheet HTML 1Page - Toshiba Semiconductor DF2S16ASL Datasheet HTML 2Page - Toshiba Semiconductor DF2S16ASL Datasheet HTML 3Page - Toshiba Semiconductor DF2S16ASL Datasheet HTML 4Page - Toshiba Semiconductor DF2S16ASL Datasheet HTML 5Page - Toshiba Semiconductor DF2S16ASL Datasheet HTML 6Page - Toshiba Semiconductor DF2S16ASL Datasheet HTML 7Page - Toshiba Semiconductor DF2S16ASL Datasheet HTML 8Page - Toshiba Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
DF2S16ASL
2
4. Electrical Characteristics (Unless otherwise specified, Ta = 25�)
VRWM: Working peak reverse
voltage
VZ: Zener voltage
VBR: Reverse breakdown voltage
ZZ: Dynamic impedance
IZ: Zener current
IBR: Reverse breakdown current
IR: Reverse current
VR: Reverse voltage
VC: Clamp voltage
IPP: Peak pulse current
RDYN: Dynamic resistance
IF: Forward current
VF: Forward voltage
Fig. 4.1
Definitions of Electrical Characteristics
Characteristics
Working peak reverse voltage
Zener voltage
(Reverse breakdown voltage)
Dynamic impedance
Reverse current
Clamp voltage
Dynamic resistance
Total capacitance
Symbol
VRWM
VZ
(VBR)
ZZ
IR
VC
RDYN
Ct
Note
(Note 1)
(Note 2)
(Note 2)
(Note 3)
Test Condition
�
IZ = 5 mA
(IBR = 5 mA)
IZ = 5 mA
(IBR = 5 mA)
VRWM = 12 V
IPP = 1 A
IPP = 2.5 A
ITLP = 16 A
ITLP = 30 A
�
VR = 0 V, f = 1 MHz
Min
�
15.3
�
�
�
�
�
�
�
�
Typ.
�
16.0
�
�
22
28
34
55
0.6
10
Max
12
17.1
35
0.5
�
35
�
�
�
�
Unit
V
V
Ω
µA
V
V
Ω
pF
Note 1: Based on IEC61000-4-5 8/20 µs pulse.
Note 2: TLP parameter: Z0 = 50 Ω, tp = 100 ns, tr = 300 ps, averaging window: t1 = 30 ns to t2 = 60 ns,
extraction of dynamic resistance using a least-squares fit of TLP characteristics at IPP between 8 A to 16 A.
Note 3: Guaranteed by design.
2022-09-07
Rev.2.0
©2018-2022
Toshiba Electronic Devices & Storage Corporation



Html Pages

1 2 3 4 5 6 7 8


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com