MPC5200B datasheet(43/78 Pages) FREESCALE

tên linh kiện	MPC5200B

Giải thích chi tiết về linh kiện	SDRAM/DDR Memory Controller

PDF	78 Pages

Scroll/Zoom	100%

nhà sản xuất	FREESCALE [Freescale Semiconductor, Inc]

Trang chủ	http://www.freescale.com

Logo

43 / 78 page

Electrical and Thermal Characteristics

MPC5200B Data Sheet, Rev. 1

Freescale Semiconductor

Figure 29. Ethernet Timing Diagram—MII Async

Figure 30. Ethernet Timing Diagram—MII Serial Management

Table 34. MII Serial Management Channel Signal Timing

Sym

Description

Min

Max

Unit

SpecID

t10

MDC falling edge to MDIO output delay

A9.10

t11

MDIO (input) to MDC rising edge setup

—

A9.11

t12

MDIO (input) to MDC rising edge hold

—

A9.12

t13

MDC pulse width high(1)

NOTES:

MDC is generated by MPC5200B with a duty cycle of 50% except when MII_SPEED in the FEC MII_SPEED

control register is changed during operation. See the MPC5200B User Manual [1].

160

—

A9.13

t14

MDC pulse width low(1)

160

—

A9.14

t15

MDC period(2)

The MDC period must be set to a value of less than or equal to 2.5 MHz (to be compliant with the IEEE MII

characteristic) by programming the FEC MII_SPEED control register. See the MPC5200B User Manual [1].

400

—

A9.15

CRS, COL

t14

t13

t12

MDC (Output)

MDIO (Input)

MDIO (Output)

t11

t10

t15

MPC5200B bảng dữ liệu(PDF) 43 Page - Freescale Semiconductor, Inc

MPC5200B bảng dữ liệu(HTML) 43 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

bảng dữ liệu tải về

Link URL