công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

OXCF950 bảng dữ liệu(PDF) 17 Page - Oxford Semiconductor

tên linh kiện OXCF950
Giải thích chi tiết về linh kiện  low cost asynchronous 16-bit PC card or Compact Flash UART device
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  OXFORD [Oxford Semiconductor]
Trang chủ  http://www.oxsemi.com
Logo OXFORD - Oxford Semiconductor

OXCF950 bảng dữ liệu(HTML) 17 Page - Oxford Semiconductor

Back Button OXCF950 Datasheet HTML 13Page - Oxford Semiconductor OXCF950 Datasheet HTML 14Page - Oxford Semiconductor OXCF950 Datasheet HTML 15Page - Oxford Semiconductor OXCF950 Datasheet HTML 16Page - Oxford Semiconductor OXCF950 Datasheet HTML 17Page - Oxford Semiconductor OXCF950 Datasheet HTML 18Page - Oxford Semiconductor OXCF950 Datasheet HTML 19Page - Oxford Semiconductor OXCF950 Datasheet HTML 20Page - Oxford Semiconductor OXCF950 Datasheet HTML 21Page - Oxford Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 66 page
background image
DS-0027 Feb 06
External—Free Release
Page 17 of 66
OXCF950 rev B DATA SHEET
OXFORD SEMICONDUCTOR, INC.
UART Divider/Interrupt Pulse Width Divider register ‘DIV’ (Offset 0x0A)
This register defines the divide values (2^N division) for the clocks to the UART and Interrupt pulse generator signal. This allows
the device to be set up in its lowest power mode possible, and is fully programmable by the host or the EEPROM. The default
value for the UART clock divider provides a clock to the UART of x1. The default value for the Interrupt pulse divider provides a
clock to the interrupt processor of /32. See Section 5.4.1 Note that the UART clock rate should not be changed without then
resetting the UART(see SRT register).
Read/Write
Bits
Description
EEPROM
PCMCIA
Reset
7:6
Reserved
-
R
00
5:3
Uart clock divide value.
The division ratio is 2^N, giving 1, 2, 4, 8, 16, 32, 64, 128
W
R/W
000
2:0
Interrupt Pulse divide value:
This field should be set under the following clock freq. conditions
000 -> when clock frequency is less than 2MHz
001 -> when clock frequency is between 2 and 4MHz
010 -> when clock frequency is between 4 and 8MHz
011 -> when clock frequency is between 8 and 16MHz
100 -> when clock frequency is between 16 and 32MHz
101 -> when clock frequency is between 32 and 64MHz
110 -> RESERVED
111 -> RESERVED
W
R/W
101
Table 9: UART Divider/ Interrupt Pulse Width Divider
Mode Status register ‘MSR’ (Offset 0x0B)
This read only register return the state of the MODE pin (i.e. whether in Normal or Local Bus modes).
Read/Write
Bits
Description
EEPROM
PCMCIA
Reset
7:1
Reserved
-
R
0000000
0
Mode
O = Normal, 1 = Local Bus
-
R
X
Table 10: Mode Status Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com