công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MMA1213D bảng dữ liệu(PDF) 3 Page - Freescale Semiconductor, Inc

tên linh kiện MMA1213D
Giải thích chi tiết về linh kiện  Surface Mount Micromachined Accelerometer
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MMA1213D bảng dữ liệu(HTML) 3 Page - Freescale Semiconductor, Inc

  MMA1213D Datasheet HTML 1Page - Freescale Semiconductor, Inc MMA1213D Datasheet HTML 2Page - Freescale Semiconductor, Inc MMA1213D Datasheet HTML 3Page - Freescale Semiconductor, Inc MMA1213D Datasheet HTML 4Page - Freescale Semiconductor, Inc MMA1213D Datasheet HTML 5Page - Freescale Semiconductor, Inc MMA1213D Datasheet HTML 6Page - Freescale Semiconductor, Inc MMA1213D Datasheet HTML 7Page - Freescale Semiconductor, Inc MMA1213D Datasheet HTML 8Page - Freescale Semiconductor, Inc MMA1213D Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
MMA1213D
Sensors
Freescale Semiconductor
3
Table 2. Operating Characteristics
(Unless otherwise noted: –40°C
≤ TA ≤ +105°C, 4.75 ≤ VDD ≤ 5.25, Acceleration = 0g, Loaded output.(1))
1. For a loaded output the measurements are observed after an RC filter consisting of a 1 k
Ω resistor and a 0.01 µF capacitor to ground.
Characteristic
Symbol
Min
Typ
Max
Unit
Operating Range (2)
Supply Voltage(3)
Supply Current
Operating Temperature Range
Acceleration Range
2. These limits define the range of operation for which the part will meet specification.
3. Within the supply range of 4.75 and 5.25 V, the device operates as a fully calibrated linear accelerometer. Beyond these supply limits the
device may operate as a linear device but is not guaranteed to be in calibration.
VDD
IDD
TA
gFS
4.75
3.0
–40
5.00
56.3
5.25
6.0
+125
V
mA
C
g
Output Signal
Zero g (TA = 25°C, VDD = 5.0 V)(4)
Zero g
Sensitivity (TA = 25°C, VDD = 5.0 V)(5)
Sensitivity
Bandwidth Response
Nonlinearity
4. The device can measure both + and – acceleration. With no input acceleration the output is at mid supply. For positive acceleration the output
will increase above VDD/2 and for negative acceleration the output will decrease below VDD/2.
5. The device is calibrated at 20g.
VOFF
VOFF,V
S
SV
f–3dB
NLOUT
2.35
0.46 VDD
38
7.44
360
–1.0
2.5
0.50 VDD
40
8
400
2.65
0.54 VDD
42
8.56
440
1.0
V
V
mV/g
mV/g/V
Hz
% FSO
Noise
RMS (0.1-1 kHz)
Power Spectral Density
Clock Noise (without RC load on output)(6)
6. At clock frequency
≅70 kHz.
nRMS
nPSD
nCLK
110
2.0
2.8
mVrms
µV/(Hz1/2)
mVpk
Self-Test
Output Response
Input Low
Input High
Input Loading(7)
Response Time(8)
7. The digital input pin has an internal pull-down current source to prevent inadvertent self test initiation due to external board level leakages.
8. Time for the output to reach 90% of its final value after a self-test is initiated.
gST
VIL
VIH
IIN
tST
24
VSS
0.7
× VDD
–30
30
–100
2.0
36
0.3
× VDD
VDD
–260
10
g
V
V
µA
ms
Status(9), (10)
Output Low (Iload = 100 µA)
Output High (Iload = 100 µA)
9. The Status pin output is not valid following power-up until at least one rising edge has been applied to the self-test pin. The Status pin is high
whenever the self-test input is high, as a means to check the connectivity of the self-test and Status pins in the application.
10. The Status pin output latches high if a Low Voltage Detection or Clock Frequency failure occurs, or the EPROM parity changes to odd. The
Status pin can be reset low if the self-test pin is pulsed with a high input for at least 100
µs, unless a fault condition continues to exist.
VOL
VOH
VDD –.8
0.4
V
V
Minimum Supply Voltage (LVD Trip)
VLVD
2.7
3.25
4.0
V
Clock Monitor Fail Detection Frequency
fMIN
50
260
kHz
Output Stage Performance
Electrical Saturation Recovery Time(11)
Full Scale Output Range (IOUT = 200 µA)
Capacitive Load Drive(12)
Output Impedance
11. Time for amplifiers to recover after an acceleration signal causes them to saturate.
12. Preserves phase margin (60°) to guarantee output amplifier stability.
tDELAY
VFSO
CL
ZO
–0.25
0.2
300
VDD –0.25
100
ms
V
pF
W
Mechanical Characteristics
Transverse Sensitivity(13)
Package Resonance
13. A measure of the device's ability to reject an acceleration applied 90° from the true axis of sensitivity.
VXZ,YZ
fPKG
10
5.0
% FSO
kHz



Html Pages

1 2 3 4 5 6 7 8 9 10


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com