công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

M93C66-RBN3TP bảng dữ liệu(PDF) 10 Page - STMicroelectronics

tên linh kiện M93C66-RBN3TP
Giải thích chi tiết về linh kiện  16Kbit, 8Kbit, 4Kbit, 2Kbit and 1Kbit (8-bit or 16-bit wide) MICROWIRE Serial Access EEPROM
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M93C66-RBN3TP bảng dữ liệu(HTML) 10 Page - STMicroelectronics

Back Button M93C66-RBN3TP Datasheet HTML 6Page - STMicroelectronics M93C66-RBN3TP Datasheet HTML 7Page - STMicroelectronics M93C66-RBN3TP Datasheet HTML 8Page - STMicroelectronics M93C66-RBN3TP Datasheet HTML 9Page - STMicroelectronics M93C66-RBN3TP Datasheet HTML 10Page - STMicroelectronics M93C66-RBN3TP Datasheet HTML 11Page - STMicroelectronics M93C66-RBN3TP Datasheet HTML 12Page - STMicroelectronics M93C66-RBN3TP Datasheet HTML 13Page - STMicroelectronics M93C66-RBN3TP Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 31 page
background image
M93C86, M93C76, M93C66, M93C56, M93C46
10/31
Erase
The Erase Byte or Word (ERASE) instruction sets
the bits of the addressed memory byte (or word) to
1. Once the address has been correctly decoded,
the falling edge of the Chip Select Input (S) starts
the self-timed Erase cycle. The completion of the
cycle can be detected by monitoring the Ready/
Busy line, as described in the READY/BUSY STA-
TUS section.
Write
For the Write Data to Memory (WRITE) instruction,
8 or 16 data bits follow the op-code and address
bits. These form the byte or word that is to be writ-
ten. As with the other bits, Serial Data Input (D) is
sampled on the rising edge of Serial Clock (C).
After the last data bit has been sampled,
the Chip
Select Input (S) must be taken Low before the next
rising edge of Serial Clock (C). If Chip Select Input
(S) is brought Low before or after this specific time
frame, the self-timed programming cycle will not
be started, and the addressed location will not be
programmed. The completion of the cycle can be
detected by monitoring the Ready/Busy line, as
described later in this document.
Once the Write cycle has been started, it is inter-
nally self-timed (the external clock signal on Serial
Clock (C) may be stopped or left running after the
start of a Write cycle). The cycle is automatically
preceded by an Erase cycle, so it is unnecessary
to execute an explicit erase instruction before a
Write Data to Memory (WRITE) instruction.
Figure 5. ERASE, ERAL Sequences
Note: For the meanings of An and Xn, please see Table 5., Table 6. and Table 7..
AI00879B
S
ERASE
1 1
D
Q
ADDR
OP
CODE
1
BUSY
READY
CHECK
STATUS
S
ERASE
ALL
1
0
D
Q
OP
CODE
1
BUSY
READY
CHECK
STATUS
0
0
An
A0
Xn X0
ADDR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com