công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

M48Z08 bảng dữ liệu(PDF) 5 Page - STMicroelectronics

tên linh kiện M48Z08
Giải thích chi tiết về linh kiện  5V, 64 Kbit (8Kb x 8) ZEROPOWER® SRAM
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M48Z08 bảng dữ liệu(HTML) 5 Page - STMicroelectronics

  M48Z08 Datasheet HTML 1Page - STMicroelectronics M48Z08 Datasheet HTML 2Page - STMicroelectronics M48Z08 Datasheet HTML 3Page - STMicroelectronics M48Z08 Datasheet HTML 4Page - STMicroelectronics M48Z08 Datasheet HTML 5Page - STMicroelectronics M48Z08 Datasheet HTML 6Page - STMicroelectronics M48Z08 Datasheet HTML 7Page - STMicroelectronics M48Z08 Datasheet HTML 8Page - STMicroelectronics M48Z08 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
5/16
M48Z08, M48Z18
READ Mode
The M48Z08/18 is in the READ Mode whenever W
(WRITE Enable) is high and E (Chip Enable) is
low. The device architecture allows ripple-through
access of data from eight of 65,536 locations in the
static storage array. Thus, the unique address
specified by the 13 address inputs defines which
one of the 8,192 bytes of data is to be accessed.
Valid data will be available at the Data I/O pins
within address access time (tAVQV) after the last
address input signal is stable, providing that the E
and G access times are also satisfied. If the E and
G access times are not met, valid data will be
available after the latter of the Chip Enable Access
time (tELQV) or Output Enable Access time
(tGLQV).
The state of the eight three-state Data I/O signals
is controlled by E and G. If the outputs are activat-
ed before tAVQV, the data lines will be driven to an
indeterminate state until tAVQV. If the address in-
puts are changed while E and G remain active,
output data will remain valid for Output Data Hold
time (tAXQX) but will go indeterminate until the next
address access.
Figure 5. READ Mode AC Waveforms
Note: WRITE Enable (W) = High.
Table 3. READ Mode AC Characteristics
Note: 1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).
2. CL = 30pF.
Symbol
Parameter(1)
M48Z08/M48Z18
Unit
Min
Max
tAVAV
READ Cycle Time
100
ns
tAVQV
Address Valid to Output Valid
100
ns
tELQV
Chip Enable Low to Output Valid
100
ns
tGLQV
Output Enable Low to Output Valid
50
ns
tELQX
(2)
Chip Enable Low to Output Transition
10
ns
tGLQX
(2)
Output Enable Low to Output Transition
5
ns
tEHQZ
(2)
Chip Enable High to Output Hi-Z
50
ns
tGHQZ
(2)
Output Enable High to Output Hi-Z
40
ns
tAXQX
Address Transition to Output Transition
5
ns
AI01385
tAVAV
tAVQV
tAXQX
tELQV
tELQX
tEHQZ
tGLQV
tGLQX
tGHQZ
VALID
A0-A12
E
G
DQ0-DQ7
VALID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com