công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

56F8323 bảng dữ liệu(PDF) 82 Page - Freescale Semiconductor, Inc

tên linh kiện 56F8323
Giải thích chi tiết về linh kiện  16-bit Digital Signal Controllers
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8323 bảng dữ liệu(HTML) 82 Page - Freescale Semiconductor, Inc

Back Button 56F8323 Datasheet HTML 78Page - Freescale Semiconductor, Inc 56F8323 Datasheet HTML 79Page - Freescale Semiconductor, Inc 56F8323 Datasheet HTML 80Page - Freescale Semiconductor, Inc 56F8323 Datasheet HTML 81Page - Freescale Semiconductor, Inc 56F8323 Datasheet HTML 82Page - Freescale Semiconductor, Inc 56F8323 Datasheet HTML 83Page - Freescale Semiconductor, Inc 56F8323 Datasheet HTML 84Page - Freescale Semiconductor, Inc 56F8323 Datasheet HTML 85Page - Freescale Semiconductor, Inc 56F8323 Datasheet HTML 86Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 140 page
background image
56F8323 Technical Data, Rev. 17
82
Freescale Semiconductor
Preliminary
5.6.30.4
Interrupt Disable (INT_DIS)—Bit 5
This bit allows all interrupts to be disabled.
•
0 = Normal operation (default)
•
1 = All interrupts disabled
5.6.30.5
Reserved—Bit 4
This bit field is reserved or not implemented. It is read as 1 and cannot be modified by writing.
5.6.30.6
Reserved—Bit 3
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
5.6.30.7
IRQA State Pin (IRQA STATE)—Bit 2
This read-only bit reflects the state of the external IRQA pin.
5.6.30.8
Reserved—Bit 1
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
5.6.30.9
IRQA Edge Pin (IRQA Edg)—Bit 0
This bit controls whether the external IRQA interrupt is edge- or level-sensitive. During Stop and Wait
modes, it is automatically level-sensitive.
•0 = IRQA interrupt is a low-level sensitive (default)
•1 = IRQA interrupt is falling-edge sensitive
5.7 Resets
5.7.1
Reset Handshake Timing
The ITCN provides the 56800E core with a reset vector address whenever RESET is asserted. The reset
vector will be presented until the second rising clock edge after RESET is released.
5.7.2
ITCN After Reset
After reset, all of the ITCN registers are in their default states. This means all interrupts are disabled except
the core IRQs with fixed priorities
•
Illegal Instruction
•
SW Interrupt 3
•
HW Stack Overflow
•
Misaligned Long Word Access
•
SW Interrupt 2
•
SW Interrupt 1
•
SW Interrupt 0
•
SW Interrupt LP
These interrupts are enabled at their fixed priority levels.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com