AT83SND2CMP3 datasheet(65/97 Pages) ATMEL

65 / 97 page

AT83SND2CMP3

7524B–MP3–05/06

Figure 55.

Data Block Reception Flows

Flow Control

To allow transfer at high speed without taking care of CPU oscillator frequency, the

FLOWC bit in MMCON2 allows control of the data flow in both transmission and

reception.

During transmission, setting the FLOWC bit has the following effects:

•

MMCLK is stopped when both FIFOs become empty: F1EI and F2EI set.

•

MMCLK is restarted when one of the FIFOs becomes full: F1EI or F2EI cleared.

During reception, setting the FLOWC bit has the following effects:

•

MMCLK is stopped when both FIFOs become full: F1FI and F2FI set.

•

MMCLK is restarted when one of the FIFOs becomes empty: F1FI or F2FI cleared.

As soon as the clock is stopped, the MMC bus is frozen and remains in its state until the

clock is restored by writing or reading data in MMDAT.

Data Block

Reception

Start Transmission

DATEN = 1

DATEN = 0

FIFO Full?

F1EI or F2EI = 1?

FIFO Reading

read 8 data from MMDAT

No More Data

To Receive?

a. Polling mode

Data Block

Initialization

Start Transmission

DATEN = 1

DATEN = 0

Data Block

Reception ISR

FIFO Reading

read 8 data from MMDAT

No More Data

To Receive?

b. Interrupt mode

FIFO Full?

F1EI or F2EI = 1?

Mask FIFOs Full

F1FM = 1

F2FM = 1

Unmask FIFOs Full

F1FM = 0

F2FM = 0

AT83SND2CMP3 bảng dữ liệu(PDF) 65 Page - ATMEL Corporation

AT83SND2CMP3 bảng dữ liệu(HTML) 65 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

bảng dữ liệu tải về

Link URL