PCF8566P datasheet(27/40 Pages) PHILIPS

27 / 40 page

1998 May 04

Philips Semiconductors

Product speciﬁcation

Universal LCD driver for low multiplex

rates

PCF8566

11 AC CHARACTERISTICS

VSS =0V; VDD = 2.5 to 6 V; VLCD =VDD − 2.5 to VDD − 6 V; Tamb = −40 to +85 °C; unless otherwise speciﬁed; note 1.

Notes

1. All timing values referred to VIH and VIL levels with an input voltage swing of VSS to VDD.

2. At fCLK < 125 kHz, I2C-bus maximum transmission speed is derated.

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

fCLK

oscillator frequency (normal mode)

VDD = 5 V; note 2

125

200

315

kHz

fCLKLP

oscillator frequency (power saving

mode)

VDD = 3.5 V

kHz

tCLKH

CLK HIGH time

−−µs

tCLKL

CLK LOW time

−−µs

tPSYNC

SYNC propagation delay

−−

400

tSYNCL

SYNC LOW time

−−µs

tPLCD

driver delays with test loads

VLCD =VDD − 5V

−−

µs

I2C-bus

tBUF

bus free time

4.7

−−µs

tHD; STA

START condition hold time

−−µs

tLOW

SCL LOW time

4.7

−−µs

tHIGH

SCL HIGH time

−−µs

tSU; STA

START condition set-up time

(repeated start code only)

4.7

−−µs

tHD; DAT

data hold time

−−µs

tSU; DAT

data set-up time

250

−−

rise time

−−

µs

fall time

−−

300

tSU; STO

STOP condition set-up time

4.7

−−µs

Fig.19 Test loads.

handbook, full pagewidth

MGG387

3.3 k

Ω

1.5 k

Ω

6.8 k

Ω

(2%)

CLK

(pin 4)

SDA, SCL

(pins 1, 2)

SYNC

(pin 3)

0.5VDD

VDD

S0 to S23

(pins 17 to 40)

Iload ≈ 15 µA

Iload ≈ 25 µA

BP0 to BP3

(pins 13 to 16)

PCF8566P bảng dữ liệu(PDF) 27 Page - NXP Semiconductors

PCF8566P bảng dữ liệu(HTML) 27 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL