ST92F124 datasheet(192/429 Pages) STMICROELECTRONICS

192 / 429 page

192/429

MULTIFUNCTION TIMER (MFT)

MULTIFUNCTION TIMER (Cont’d)

Every software or external trigger event on

REG0R performs a reload from REG0R resetting

the Biload cycle. In One Shot mode (reload initiat-

ed by software or by an external trigger), reloading

is always from REG0R.

B) Bicapture Mode

The Bicapture Mode is entered by selecting the Bi-

value Mode (the BM bit in TMR is set) and by pro-

gramming REG0R as a capture register (the RM0

bit in TMR is set).

Interrupt generation can be configured as an AND

or OR function of the two Capture events. This is

configured by the A0 bit in the T_FLAGR register.

Every capture event, software simulated (by set-

ting the CP0 flag) or coming directly from the TxI-

NA input line, captures the current counter value

alternately into REG0R and REG1R. When the

BM bit is reset, REG0R is the current register, so

that the first capture, after resetting the BM bit, is

always into REG0R.

10.4.2.12 Parallel Mode

When two MFTs are present on an ST9 device,

the parallel mode is entered when the ECK bit in

the TMR register of Timer 1 is set. The Timer 1

prescaler input is internally connected to the Timer

0 prescaler output. Timer 0 prescaler input is con-

nected to the system clock line.

By loading the Prescaler Register of Timer 1 with

the value 00h the two timers (Timer 0 and Timer 1)

are driven by the same frequency in parallel mode.

In this mode the clock frequency may be divided

by a factor in the range from 1 to 216.

10.4.2.13 Autodiscriminator Mode

The phase difference sign of two overlapping puls-

es (respectively on TxINB and TxINA) generates a

one step up/down count, so that the up/down con-

trol and the counter clock are both external. The

setting of the UDC bit in the TCR register has no

effect in this configuration.

Figure 103. Parallel Mode Description

PRESCALER 0

PRESCALER 1

MFT1

INTCLK/3

Note: MFT 1 is not available on all devices. Refer to

COUNTER

block diagram and register map.

the device

MFT0

COUNTER

ST92F124 bảng dữ liệu(PDF) 192 Page - STMicroelectronics

ST92F124 bảng dữ liệu(HTML) 192 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL