P80CL31 datasheet(13/68 Pages) PHILIPS

13 / 68 page

1997 Apr 15

Philips Semiconductors

Product speciﬁcation

Low voltage 8-bit microcontrollers with

UART

P80CL31; P80CL51

Fig.6 The lower 128 bytes of internal RAM.

handbook, halfpage

MLA560 - 1

07H

0FH

08H

17H

10H

1FH

18H

2FH

7FH

20H

30H

bit-addressable space

(bit addresses 0 to 7F)

4 banks of 8 registers

(R0 to R7)

9.3

Special Function Registers (SFRs)

The upper 128 bytes are the address locations of the

SFRs. Figure 7 shows the SFR space. The SFRs include

the port latches, timers, peripheral control, serial I/O

registers, etc. These registers can only be accessed by

direct addressing. There are 128 directly addressable

locations in the SFR address space (SFRs with addresses

divisible by eight).

9.4

Addressing

The P8xCL410 has five methods for addressing source

operands:

• Register

• Direct

• Register-indirect

• Immediate

• Base-register plus index-register-indirect.

The first three methods can be used for addressing

destination operands. Most instructions have a

‘destination/source’ field that specifies the data type,

addressing methods and operands involved.

For operations other than MOVs, the destination operand

is also a source operand.

Access to memory addressing is as follows:

• Registers in one of the four register banks through

• Internal RAM (128 bytes) through direct or

• Special Function Registers through direct

• External data memory through register-indirect

• Program Memory look-up tables through base-register

plus index-register-indirect.

P80CL31 bảng dữ liệu(PDF) 13 Page - NXP Semiconductors

P80CL31 bảng dữ liệu(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL