AM70PDL129CDH datasheet(81/127 Pages) AMD

81 / 127 page

November 24, 2003

Am70PDL127CDH/Am70PDL129CDH

ADV ANCE

I N FO RMAT I O N

ERASE AND PROGRAMMING PERFORMANCE

Notes:

1. Typical program and erase times assume the following conditions: 25

°C, 3.0 V V

CC, 1,000,000 cycles. Additionally,

programming typicals assume checkerboard pattern. All values are subject to change.

2. Under worst case conditions of 90

°C, V

CC = 2.7 V, 1,000,000 cycles. All values are subject to change.

3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes

program faster than the maximum program times listed.

4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.

5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Tables

Table 16 for further information on command definitions.

6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.

LATCHUP CHARACTERISTICS

Note: Includes all pins except V

CC. Test conditions: VCC = 3.0 V, one pin at a time.

PACKAGE PIN CAPACITANCE

Notes:

1. Sampled, not 100% tested.

2. Test conditions T

A = 25°C, f = 1.0 MHz.

FLASH DATA RETENTION

Parameter

Typ (Note 1)

Max (Note 2)

Unit

Comments

Sector Erase Time

0.4

sec

Excludes 00h programming

prior to erasure (Note 4)

Chip Erase Time

108

sec

Word Program Time

210

µs

Excludes system level

overhead (Note 5)

Accelerated Word Program Time

120

µs

Chip Program Time (Note 3)

200

sec

Description

Min

Max

Input voltage with respect to V

SS on all pins except I/O pins

(including A9, OE#, and RESET#)

–1.0 V

12.5 V

Input voltage with respect to V

SS on all I/O pins

–1.0 V

CC + 1.0 V

CC Current

–100 mA

+100 mA

Parameter

Symbol

Parameter Description

Test Setup

Typ

Max

Unit

Input Capacitance

IN = 0

OUT

Output Capacitance

OUT = 0

IN2

Control Pin Capacitance

IN = 0

IN3

WP#/ACC Pin Capacitance

IN = 0

Parameter Description

Test Conditions

Min

Unit

Minimum Pattern Data Retention Time

150

°C10

Years

125

°C20

Years

AM70PDL129CDH bảng dữ liệu(PDF) 81 Page - Advanced Micro Devices

AM70PDL129CDH bảng dữ liệu(HTML) 81 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL