công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

AT83SND1CXXX-ROTUL bảng dữ liệu(PDF) 102 Page - ATMEL Corporation

tên linh kiện AT83SND1CXXX-ROTUL
Giải thích chi tiết về linh kiện  Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83SND1CXXX-ROTUL bảng dữ liệu(HTML) 102 Page - ATMEL Corporation

Back Button AT83SND1CXXX-ROTUL Datasheet HTML 98Page - ATMEL Corporation AT83SND1CXXX-ROTUL Datasheet HTML 99Page - ATMEL Corporation AT83SND1CXXX-ROTUL Datasheet HTML 100Page - ATMEL Corporation AT83SND1CXXX-ROTUL Datasheet HTML 101Page - ATMEL Corporation AT83SND1CXXX-ROTUL Datasheet HTML 102Page - ATMEL Corporation AT83SND1CXXX-ROTUL Datasheet HTML 103Page - ATMEL Corporation AT83SND1CXXX-ROTUL Datasheet HTML 104Page - ATMEL Corporation AT83SND1CXXX-ROTUL Datasheet HTML 105Page - ATMEL Corporation AT83SND1CXXX-ROTUL Datasheet HTML 106Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 212 page
background image
102
4109J–8051–10/06
AT8xC51SND1C
Bit
Number
Bit
Mnemonic
Description
7DIR
Control Endpoint Direction Bit
This bit is relevant only if the endpoint is configured in Control type.
Set for the data stage. Clear otherwise.
Note: This bit should be configured on RXSETUP interrupt before any other bit is
changed. This also determines the status phase (IN for a control write and OUT
for a control read). This bit should be cleared for status stage of a Control Out
transaction.
6
RXOUTB1
Received OUT Data Bank 1 for Endpoints 1 and 2 (Ping-pong mode)
This bit is set by hardware after a new packet has been stored in the endpoint
FIFO data bank 1 (only in Ping-pong mode). Then, the endpoint interrupt is
triggered if enabled and all the following OUT packets to the endpoint bank 1 are
rejected (NAK’ed) until this bit has been cleared, excepted for Isochronous
Endpoints.
This bit should be cleared by the device firmware after reading the OUT data
from the endpoint FIFO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com