AT83SND1CXXX-ROTIL datasheet(155/212 Pages) ATMEL

155 / 212 page

155

4109J–8051–10/06

AT8xC51SND1C

Figure 18-12. Slave SPI Interrupt Policy Flows

18.4

Registers

Table 122. SPCON Register

SPCON (S:C3h) – SPI Control Register

SPI Initialization

Interrupt Policy

Enable interrupt

ESPI =1

SPI Interrupt

Service Routine

Select Slave Mode

MSTR = 0

Select Format

program CPOL & CPHA

Enable SPI

SPEN = 1

Get Status

Read SPSTA

Prepare New Transfer

write data in SPDAT

Get Data Received

read SPDAT

Prepare Transfer

write data in SPDAT

7654

3210

SPR2

SPEN

SSDIS

MSTR

CPOL

CPHA

SPR1

SPR0

Bit

Number

Bit

Mnemonic

Description

SPR2

SPI Rate Bit 2

Refer to Table 121 for bit rate description.

6SPEN

SPI Enable Bit

Set to enable the SPI interface.

Clear to disable the SPI interface.

5SSDIS

Slave Select Input Disable Bit

Set to disable SS in both master and slave modes. In slave mode this bit has no

effect if CPHA = 0.

Clear to enable SS in both master and slave modes.

4MSTR

Master Mode Select

Set to select the master mode.

Clear to select the slave mode.

3CPOL

SPI Clock Polarity Bit

(1)

Set to have the clock output set to high level in idle state.

Clear to have the clock output set to low level in idle state.

2CPHA

SPI Clock Phase Bit

Set to have the data sampled when the clock returns to idle state (see CPOL).

Clear to have the data sampled when the clock leaves the idle state (see CPOL).

AT83SND1CXXX-ROTIL bảng dữ liệu(PDF) 155 Page - ATMEL Corporation

AT83SND1CXXX-ROTIL bảng dữ liệu(HTML) 155 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL