AT45DB021D-MU datasheet(10/52 Pages) ATMEL

10 / 52 page

3638B–DFLASH–02/07

AT45DB021D [Preliminary]

7.7

Chip Erase

The entire main memory can be erased at one time by using the Chip Erase command.

To execute the Chip Erase command, a 4-byte command sequence C7H, 94H, 80H and 9AH

must be clocked into the device. Since the entire memory array is to be erased, no address

bytes need to be clocked into the device, and any data clocked in after the opcode will be

ignored. After the last bit of the opcode sequence has been clocked in, the CS pin can be deas-

serted to start the erase process. The erase operation is internally self-timed and should take

place in a time of t

CE. During this time, the Status Register will indicate that the device is busy.

The Chip Erase command will not affect sectors that are protected or locked down; the contents

of those sectors will remain unchanged. Only those sectors that are not protected or locked

down will be erased.

The WP pin can be asserted while the device is erasing, but protection will not be activated until

the internal erase cycle completes.

Figure 7-1.

Chip Erase

Table 7-2.

Sector Erase Addressing

PA9/

A17

PA8/

A16

PA7/

A15

PA6/

A14

PA5/

A13

PA4/

A12

PA3/

A11

PA2/

A10

PA1/

PA0/

Sector

0000000

0000001

•

XXXXX

Command

Byte 1

Byte 2

Byte 3

Byte 4

Chip Erase

C7H

94H

80H

9AH

Opcode

Byte 1

Opcode

Byte 2

Opcode

Byte 3

Opcode

Byte 4

Each transition

represents 8 bits

AT45DB021D-MU bảng dữ liệu(PDF) 10 Page - ATMEL Corporation

AT45DB021D-MU bảng dữ liệu(HTML) 10 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL