ATMEGA64-16AI datasheet(48/393 Pages) ATMEL

48 / 393 page

ATmega64(L)

2490L–AVR–10/06

asynchronous timer should be considered undefined after wake-up in Power-save mode

if AS0 is 0.

This sleep mode basically halts all clocks except clk

ASY, allowing operation only of asyn-

chronous modules, including Timer/Counter0 if clocked asynchronously.

Standby Mode

When the SM2..0 bits are 110 and an external crystal/resonator clock option is selected,

the SLEEP instruction makes the MCU enter Standby mode. This mode is identical to

Power-down with the exception that the Oscillator is kept running. From Standby mode,

the device wakes up in six clock cycles.

Extended Standby Mode

When the SM2..0 bits are 111 and an external crystal/resonator clock option is selected,

the SLEEP instruction makes the MCU enter Extended Standby mode. This mode is

identical to Power-save mode with the exception that the Oscillator is kept running.

From Extended Standby mode, the device wakes up in six clock cycles.

Notes:

1. External Crystal or resonator selected as clock source.

2. If AS

0 bit in ASSR is set.

3. Only INT3:0 or level interrupt INT7:4.

Table 18. Active Clock Domains and Wake Up Sources in the Different Sleep Modes

Active Clock Domains

Oscillators

Wake Up Sources

Sleep

Mode

Idle

X(2)

ADC

Noise

Reduction

X(2)

X(3)

Power-

down

X(3)

Power-

save

X(2)

X(3)

XX(2)

Standby(1)

XX(3)

Extended

Standby(1)

X(2)

XX(2)

X(3)

XX(2)

ATMEGA64-16AI bảng dữ liệu(PDF) 48 Page - ATMEL Corporation

ATMEGA64-16AI bảng dữ liệu(HTML) 48 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL