AD7401 datasheet(16/20 Pages) AD

16 / 20 page

AD7401

Rev. A | Page 16 of 20

always @ (posedge word_clk or posedge reset)

if(reset)

begin

acc3_d2 <= 0;

diff1_d <= 0;

diff2_d <= 0;

diff1 <= 0;

diff2 <= 0;

diff3 <= 0;

end

else

begin

diff1 <= acc3 - acc3_d2;

diff2 <= diff1 - diff1_d;

diff3 <= diff2 - diff2_d;

acc3_d2 <= acc3;

diff1_d <= diff1;

diff2_d <= diff2;

end

/* Clock the Sinc output into an output

WORD_CLK

DATA

DIFF3

Figure 28. Clocking Sinc Output into an Output Register

WORD_CLK = output word rate

always @ (posedge word_clk)

begin

DATA[15] <= diff3[23];

DATA[14] <= diff3[22];

DATA[13] <= diff3[21];

DATA[12] <= diff3[20];

DATA[11] <= diff3[19];

DATA[10] <= diff3[18];

DATA[9]

<= diff3[17];

DATA[8]

<= diff3[16];

DATA[7]

<= diff3[15];

DATA[6]

<= diff3[14];

DATA[5]

<= diff3[13];

DATA[4]

<= diff3[12];

DATA[3]

<= diff3[11];

DATA[2]

<= diff3[10];

DATA[1]

<= diff3[9];

DATA[0]

<= diff3[8];

end

endmodule

100

DECIMATION RATE

SINC3

SINC2

SINC1

Figure 29. SNR vs. Decimation Rate for Different Filter Types

Figure 29 shows a plot of SNR performance vs. decimation rate

with different filter types. Note that for a given bandwidth

requirement, a higher MCLKIN frequency can allow for higher

decimation rates to be used resulting in higher SNR

performance.

AD7401 bảng dữ liệu(PDF) 16 Page - Analog Devices

AD7401 bảng dữ liệu(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

bảng dữ liệu tải về

Link URL