WM8778SEDSSLASHR datasheet(8/50 Pages) WOLFSON

8 / 50 page

WM8778

Production Data

PD Rev 4.0 April 2005

MASTER CLOCK TIMING

MCLK

MCLKL

MCLKH

MCLKY

Figure 1 Master Clock Timing Requirements

Test Conditions

AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25

oC, fs = 48kHz, ADC/DACMCLK = 256fs unless otherwise

stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

System Clock Timing Information

ADC/DACMCLK System clock

pulse width high

tMCLKH

ADC/DACMCLK System clock

pulse width low

tMCLKL

ADC/DACMCLK System clock

cycle time

tMCLKY

1000

ADC/DACMCLK Duty cycle

40:60

60:40

Power-saving mode activated

After MCLK stopped

µs

Normal mode resumed

After MCLK re-started

0.5

MCLK

cycle

Table 1 Master Clock Timing Requirements

Note:

If MCLK period is longer than maximum specified above, power-saving mode is entered and DACs are powered down with

internal digital audio filters being reset. In this power-saving mode, all registers will retain their values and can be accessed

in the normal manner through the control interface. Once MCLK is restored, the DACs are automatically powered up, but a

write to the volume update register bit is required to restore the correct volume settings.

DIGITAL AUDIO INTERFACE – MASTER MODE

ADCBCLK

DOUT

ADCLRC

DIN

DACLRC

WM8778

CODEC

DVD

Controller

DACBCLK

Figure 2 Audio Interface - Master Mode

WM8778SEDS/R bảng dữ liệu(PDF) 8 Page - Wolfson Microelectronics plc

WM8778SEDS/R bảng dữ liệu(HTML) 8 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL