WM8753LGEFLSLASHV datasheet(13/92 Pages) WOLFSON

13 / 92 page

WM8753L

Pre-Production

PP Rev 3.4 November 2005

Test Conditions

DCVDD = 1.42V, DBVDD = AVDD = SPKRVDD = PLLVDD = 3.3V, DGND = AGND = PLLGND = 0V, TA = +25

oC, Slave Mode

fs = 48kHz, MCLK = 384fs, 24-bit data, unless otherwise stated.

PARAMETER

SYMBOL

MIN

TYP

MAX

UNIT

System Clock Timing Information

MODE/GPIO3 and CSB/GPIO5 to AVDD

and DCVDD power-up setup time

tpusetup

100

AVDD and DCVDD to MODE/GPIO3 and

CSB/GPIO5 hold time

tpuhold

DBVDD powerup to DCVDD or AVDD

powerup

tdbpu

Note:

DBVDD must be supplied before or at same time as either DCVDD or AVDD to ensure MODE and CSB are defined

internally when power on reset is released

AUDIO INTERFACE TIMING – MASTER MODE

Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)

Test Conditions

DCVDD = 1.42V, DBVDD = AVDD = HPVDD = SPKRVDD = PLLVDD = 3.3V, DGND = AGND = PLLGND = 0V, TA = +25

oC,

Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER

SYMBOL

MIN

TYP

MAX

UNIT

Audio Data Input Timing Information

LRC / VXFS propagation delay from BCLK / VXCLK falling

edge

tDL

ADCDAT / VXDOUT propagation delay from BCLK / VXCLK

falling edge

tDDA

DACDAT / VXDIN setup time to BCLK / VXCLK rising edge

tDST

DACDAT / VXDIN hold time from BCLK / VXCLK rising edge

tDHT

WM8753LGEFL/V bảng dữ liệu(PDF) 13 Page - Wolfson Microelectronics plc

WM8753LGEFL/V bảng dữ liệu(HTML) 13 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL