công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

WM8706SEDS/R bảng dữ liệu(PDF) 8 Page - Wolfson Microelectronics plc

tên linh kiện WM8706SEDS/R
Giải thích chi tiết về linh kiện  24-bit, 192kHz Stereo DAC with Volume Control
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8706SEDS/R bảng dữ liệu(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8706SEDS/R Datasheet HTML 4Page - Wolfson Microelectronics plc WM8706SEDS/R Datasheet HTML 5Page - Wolfson Microelectronics plc WM8706SEDS/R Datasheet HTML 6Page - Wolfson Microelectronics plc WM8706SEDS/R Datasheet HTML 7Page - Wolfson Microelectronics plc WM8706SEDS/R Datasheet HTML 8Page - Wolfson Microelectronics plc WM8706SEDS/R Datasheet HTML 9Page - Wolfson Microelectronics plc WM8706SEDS/R Datasheet HTML 10Page - Wolfson Microelectronics plc WM8706SEDS/R Datasheet HTML 11Page - Wolfson Microelectronics plc WM8706SEDS/R Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 26 page
background image
WM8706
Production Data
w
PD Rev 4.1 July 2005
8
MASTER CLOCK TIMING
XTI
t
XTIL
t
XTIH
t
XTIY
Figure 1 Master Clock Timing Requirements
Test Conditions
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, XTI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Master Clock Timing Information
XTI Master clock pulse width high
tXTIH
13
ns
XTI Master clock pulse width low
tXTIL
13
ns
XTI Master clock cycle time
tXTIY
26
ns
XTI Duty cycle
40:60
60:40
DIGITAL AUDIO INTERFACE
BCKIN
LRCIN
t
BCH
t
BCL
t
BCY
DIN
t
LRSU
t
DS
t
LRH
t
DH
Figure 2 Digital Audio Data Timing
Test Conditions
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, XTI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCKIN cycle time
tBCY
40
ns
BCKIN pulse width high
tBCH
16
ns
BCKIN pulse width low
tBCL
16
ns
LRCIN set-up time to
BCKIN rising edge
tLRSU
8
ns
LRCIN hold time from
BCKIN rising edge
tLRH
8
ns
DIN set-up time to BCKIN
rising edge
tDS
8
ns
DIN hold time from BCKIN
rising edge
tDH
8
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com