CAT25C16 datasheet(9/16 Pages) CATALYST

9 / 16 page

CAT25C08/16

Doc. No. 1016, Rev. C

Characteristics subject to change without notice

Figure 7. WRSR Timing

Note: Dashed Line= mode (1, 1) – ––––

911

SCK

MSB

HIGH IMPEDANCE

DATA IN

OPCODE

DESIGN CONSIDERATIONS

The CAT25C08/16 powers up in a write disable state

and in a low power standby mode. A WREN instruction

must be issued to perform any writes to the device after

power up. Also,on power up

CS should be brought low

to enter a ready state and receive an instruction. After

a successful byte/page write or status register write, the

CAT25C08/16 goes into a write disable mode.

CS must

be set high after the proper number of clock cycles to

start an internal write cycle. Access to the array during

an internal write cycle is ignored and programming is

continued. On power up, SO is in a high impedance. If

an invalid op code is received, no data will be shifted

into the CAT25C08/16, and the serial output pin (SO)

will remain in a high impedance state until the falling

edge of

CS is detected again.

When powering down, the supply should be taken down

to 0V, so that the CAT25C08/16 will be reset when

power is ramped back up. If this is not possible, then,

following a brown-out episode, the CAT25C08/16 can

be reset by refreshing the contents of the Status Reg-

ister (See Application Note AN10).

Figure 8. Page Write Instruction Timing

Note: Dashed Line= mode (1, 1) – ––––

SCK

BYTE ADDRESS*

Data

Byte 1

012345678

23 24-31

32-39

Data

Byte 2

Data

Byte 3

Data Byte N

OPCODE

7..1

24+(N-1)x8-1..24+(N-1)x8 24+Nx8-1

DATA IN

HIGH IMPEDANCE

*Please check the Byte Address Table.

CAT25C16 bảng dữ liệu(PDF) 9 Page - Catalyst Semiconductor

CAT25C16 bảng dữ liệu(HTML) 9 Page - Catalyst Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL