AT80C51RA2-RLSIV datasheet(72/85 Pages) IRF

72 / 85 page

4188E–8051–08/06

AT/TS8xC51Rx2

11.5.15

Clock Waveforms

Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by

two.

Figure 11-14. Clock Waveforms

This diagram indicates when signals are clocked internally. The time it takes the signals to prop-

agate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on

variables such as temperature and pin loading. Propagation also varies from output to output

and component. Typically though (T

A=25°C fully loaded) RD and WR propagation delays are

approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated

in the AC specifications.

CLOCK

XTAL2

ALE

INTERNAL

STATE4

STATE5

STATE6

STATE1

STATE2

STATE3

STATE4

STATE5

EXTERNAL PROGRAM MEMORY FETCH

READ CYCLE

WRITE CYCLE

SERIAL PORT SHIFT CLOCK

PORT OPERATION

PSEN

P2 (EXT)

TXD (MODE 0)

RXD SAMPLED

P0 PINS SAMPLED

P1, P2, P3 PINS SAMPLED

P0 PINS SAMPLED

MOV DEST PORT (P1, P2, P3)

(INCLUDES INT0, INT1, TO, T1)

MOV DEST P0

OLD DATA

NEW DATA

DPL OR Rt OUT

DATA OUT

PCL OUT (EVEN IF PROGRAM

MEMORY IS INTERNAL)

PCL OUT (IF PROGRAM

MEMORY IS EXTERNAL)

INDICATES DPH OR P2 SFR TO PCH TRANSITION

DPL OR Rt OUT

FLOAT

PCL OUT (IF PROGRAM

MEMORY IS EXTERNAL)

INDICATES DPH OR P2 SFR TO PCH TRANSITION

INDICATES ADDRESS TRANSITIONS

FLOAT

PCL OUT

DATA

SAMPLED

DATA

SAMPLED

DATA

SAMPLED

THESE SIGNALS ARE NOT ACTIVATED DURING THE

EXECUTION OF A MOVX INSTRUCTION

P1P2

AT80C51RA2-RLSIV bảng dữ liệu(PDF) 72 Page - International Rectifier

AT80C51RA2-RLSIV bảng dữ liệu(HTML) 72 Page - International Rectifier

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

bảng dữ liệu tải về

Link URL