| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MP2174C bảng dữ liệu(PDF) 3 Page - MPS Industries, Inc. |
|
|
|||||||||||||||||||||||||||||
MP2174C bảng dữ liệu(HTML) 3 Page - MPS Industries, Inc. |
|
3 / 16 page ![]() MP2174C – 5.5V, 4A, 1.1MHZ, SYNCHRONOUS STEP-DOWN SWITCHER MP2174C Rev. 1.0 www.MonolithicPower.com 3 8/7/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved. ABSOLUTE MAXIMUM RATINGS (1) Supply voltage (VIN) ....................................6.5V VSW .................................................................... -0.3V (-3V for <10ns) to +6.5V (8V for <10ns) All other pins............................... -0.3V to +6.5V Junction temperature ............................... 150°C Lead temperature .................................... 260°C Continuous power dissipation (TA = 25°C) (2) ……….….. .................................................1.6W Storage temperature................ -65°C to +150°C Recommended Operating Conditions (3) Supply voltage (VIN) ....................... 2.7V to 5.5V Operating junction temp (TJ) .... -40°C to +125°C Thermal Resistance θJA θJC QFN-12 (2mmx2mm) EV2174C-G-00A (4)..................45........ 8....°C/W JESD51-7 (5) ………...........…....80.......16...°C/W Notes: 1) Exceeding these ratings may damage the device. 2) The maximum allowable power dissipation is a function of the maximum junction temperature TJ (MAX), the junction-to- ambient thermal resistance θ JA, and the ambient temperature TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by PD (MAX) = (TJ (MAX) - TA) / θJA. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. 3) The device is not guaranteed to function outside of its operating conditions. 4) Measured on EV2174C-G-00A, 2-layer PCB, 63mmx63mm. 5) Measured on JESD51-7, 4-layer PCB. The value of θ JA given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values are calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application. |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |