| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
IP5312 bảng dữ liệu(PDF) 27 Page - Injoinic Technology Co.,Ltd. |
|
|
|||||||||||||||||||||||||||||
IP5312 bảng dữ liệu(HTML) 27 Page - Injoinic Technology Co.,Ltd. |
|
27 / 42 page ![]() IP5568 V1.31 Email: service@injoinic.com 27 / 42 Copyright © 2019, Injoinic Corp. 7. PCB Layout Here below lists essential precautions that may affect the function and performance on PCB layout, more details will be attached in another document if any. Location of VSYS capacitor The power and current of the chip are relatively large, and the position of the capacitor on the vsys network will affect the stability of the DCDC. The capacitors on the vsys network need to be as close to the vsys pin and EPAD of the IC as possible, and copper is laid on a large area, and more vias are added to reduce the area of current loop between the capacitors and the IC and reduce parasitic parameters. Vsys pins are distributed on both sides of the chip, and capacitors need to be placed near the pins on both sides, and the vsys pins on both sides are connected by a wide (no less than 100mil) copper laying on the PCB |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |