DAP005TR datasheet(4/39 Pages) STMICROELECTRONICS

4 / 39 page

Description

DAP005

4/39

1.1

Pin connection

Figure 3.

Pin connection (top view)

1.2

Pin description

INV

COMP

MULT

VFF

TBO

PFC_OK

Vcc

GND

ZCD

AC_OK

PWM_STOP

PWM_LATCH

Table 2. Pin description

Pin N°

Name

Description

1INV

Inverting input of the error amplifier. The information on the output voltage of the PFC pre-

regulator is fed into the pin through a resistor divider.

The pin normally features high impedance but, if the tracking boost function is used, an

internal current generator programmed by TBO (pin 6) is activated. It sinks current from the

pin to change the output voltage so that it tracks the mains voltage.

2COMP

Output of the error amplifier. A compensation network is placed between this pin and INV

(pin 1) to achieve stability of the voltage control loop and ensure high power factor and low

THD.

3MULT

Main input to the multiplier. This pin is connected to the rectified mains voltage via a

resistor divider and provides the sinusoidal reference to the current loop. The voltage on

this pin is used also to derive the information on the RMS mains voltage.

4CS

Input to the PWM comparator. The current flowing in the MOSFET is sensed through a

resistor, the resulting voltage is applied to this pin and compared with an internal reference

to determine MOSFET’s turn-off.

A second comparison level at 1.7V detects abnormal currents (e.g. due to boost inductor

saturation) and, on this occurrence, shuts down the IC, reduces its consumption almost to

the start-up level and asserts PWM_LATCH (pin 8) high.

5VFF

Second input to the multiplier for 1/V2 function. A capacitor and a parallel resistor must be

connected from the pin to GND. They complete the internal peak-holding circuit that

derives the information on the RMS mains voltage. The voltage at this pin, a DC level equal

to the peak voltage at pin MULT (pin 3), compensates the control loop gain dependence on

the mains voltage. Never connect the pin directly to GND.

DAP005TR bảng dữ liệu(PDF) 4 Page - STMicroelectronics

DAP005TR bảng dữ liệu(HTML) 4 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

bảng dữ liệu tải về

Link URL