www.vishay.com

2

Document Number: 74254

S-60997–Rev. A, 12-Jun-06

Vishay Siliconix

SiP11203DB

DEMONSTRATION BOARD INFORMATION

The demonstration board is an 8-layer board in the

eighth-brick form factor, manufactured in 2 oz copper.

The circuit schematics for the SiP11203 demonstration

board are illustrated in Figure 2 and Figure 3.

Power Conversion Circuit

The primary power circuit is a half-bridge configuration

between the switching pole of the half-bridge and the

center tap of the capacitive input filter. The half-bridge

nected banks of four parallel-connected 1 µF ceramic

ancing and discharge paths for the capacitor banks. The

primary side half-bridge circuit is driven using the Si9122

controller IC. This generates both the primary MOSFET

drive signals as well as the timing signals for the second-

ary side synchronous MOSFETs. These timing signals,

SRL and SRH, are coupled to the secondary through the

information to drive the secondary synchronous MOS-

FETs rectify the center-tapped transformer secondary

RCD snubbers are placed across the synchronous rec-

tifier MOSFETs in order to clamp the secondary leakage

inductance voltage spike and reduce switching losses.

Some of the main switching circuit waveforms are plot-

ted in Figure 4. The converter efficiency over the line

and load range is depicted in Figure 5. Note that these

efficiency readings do not take account of the voltage

drops across the plug-in pins of the demonstration

board.

Bias Supply

filter inductor. The auxiliary winding turns ratio is

3.333:1, resulting in an auxiliary winding voltage of

approximately 11 V during the inductor current ramp-

down period. This voltage is rectified and filtered by

and other conditions such as short-circuited output, the

primary bias voltage is supplied by means of a 9.1 V lin-

ear pre-regulator on the Si9122 controller. An external

main power dissipation away from the Si9122 during the

period when the 9.1 V bias is being utilised. The rise of

reaches 9.1 V and, the change to the auxiliary bias level

can also be seen.

Figure 2. SiP11203 Demonstration Board Primary Side Schematic