UPD780949 datasheet(49/69 Pages) RENESAS

49 / 69 page

µPD780949(A)

DC Characteristics (TA = -40 to +85° C, VDD = 4.0 to 5.5 V)

Mask ROM Version

Note:

The AVDD/AVREF current, port current (including a current flowing in the on-chip pull-up

resistor) and the LCD split resistors are not included.

Remarks:

1. fX: Main system clock oscillator frequency.

2. fXT: Subsystem clock oscillator frequency.

Table 12-6: DC Characteristics Mask ROM Version

DC Characteristics (TA = -10 to +85° C, VDD = 4.0 to 5.5 V)

LCD C/D Static Method

Note:

The voltage deviation is the difference from the output voltage corresponding to the ideal value

of the segment and common outputs (VLCDN; n = 0, 1, 2).

Table 12-7: DC Characteristics Static Method

Parameter

Symbol

Conditions

MIN

TYP

MAX

Unit

IDD1

8.0 MHz crystal oscillation

operating mode (PCC = 00H)

9.5

tbd

IDD2

8.0 MHz crystal oscillation

HALT mode

1.2

tbd

IDD3

RC oscillation operating mode

(fxT = 40 kHz)

180

tbd

µA

IDD4

RC oscillation HALT mode

(fxT = 40 kHz)

tbd

µA

Power supply

Note

current

IDD5

CL1 = VDD

STOP mode

tbd

µA

Parameter

Symbol

Test Conditions

MIN

TYP

MAX.

Unit

LCD drive voltage

VLCD

3.0

VDD

LCD split resistor

RLCD

515

Ω

LCD output voltage

deviation

Note

(common)

VODC

IO = ± 5 µA

±0.2

LCD output voltage

deviation

Note

(segment)

VODS

IO = ± 1 µA

3.0 V

≤ VLCD ≤ VDD

VLCD0 = VLCD

0±0.2

UPD780949 bảng dữ liệu(PDF) 49 Page - Renesas Technology Corp

UPD780949 bảng dữ liệu(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

bảng dữ liệu tải về

Link URL