công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

UPD61052GD-LML bảng dữ liệu(PDF) 13 Page - Renesas Technology Corp

tên linh kiện UPD61052GD-LML
Giải thích chi tiết về linh kiện  MOS INTEGRATED CIRCUIT
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD61052GD-LML bảng dữ liệu(HTML) 13 Page - Renesas Technology Corp

Back Button UPD61052GD-LML Datasheet HTML 9Page - Renesas Technology Corp UPD61052GD-LML Datasheet HTML 10Page - Renesas Technology Corp UPD61052GD-LML Datasheet HTML 11Page - Renesas Technology Corp UPD61052GD-LML Datasheet HTML 12Page - Renesas Technology Corp UPD61052GD-LML Datasheet HTML 13Page - Renesas Technology Corp UPD61052GD-LML Datasheet HTML 14Page - Renesas Technology Corp UPD61052GD-LML Datasheet HTML 15Page - Renesas Technology Corp UPD61052GD-LML Datasheet HTML 16Page - Renesas Technology Corp UPD61052GD-LML Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 108 page
background image
Data Sheet S15082EJ4V0DS
11
µPD61051, 61052
1.6
Stream Output Interface
This interface outputs MPEG TS/PS stream. When in master mode (MPEG2-TS output with using valid signal),
data output is possible to select 8bits parallel data or serial data mode. In serial mode, data output from OS0.
Active polarity of OSVLD is selected by the port setup register.
Active polarity of OSCLK/OSSTB and OSSYNC are selected by firmware. These are unsettled after the turning on.
Name
IO
Pin
Number
Function
Active
Polarity
OSREQ
I
70
Stream data request in slave mode
L
OSCLK/OSSTB
O
66
Stream data strobe
After reset, default is active high edge.
OSCLK/OSSTB
O
66
Stream data clock
After reset, default is OSSTB.
OSSYNC
O
67
Stream data synchronization
After reset, default is active high.
OSVLD/OSRDY
O
68
Stream data valid
After reset, default is OSRDY.
OSVLD/OSRDY
O
68
Stream data ready prepared
After reset, default is active low.
OS7 to OS0/
FA13 to FA6
O
65 to 63,
61, 59 to
56
Stream data output
Remark
In this table, means of reset are hardware reset by the RESET pin and ALL RESET of the reset register.
1.7
SDRAM Interface
Name
IO
Pin Number
Function
Active
Polarity
MA13 to MA0
O
104, 103, 115, 102, 114, 113, 111,
109, 108, 106, 101, 99, 97, 95
Address of row/column
MD31 to MD0
IO
93 to 89, 87, 85, 83, 72, 75 to 81,
149, 147 to 143, 141, 139, 127,
129, 131 to 134, 136, 138
Data
(Built-in 50 k
Ω pull up resistor)
MCLK
O
118
Clock
↑
MCKE
O
116
Clock enable
H
MCS
O
120
Chip selection
L
MRAS
O
121
Row address strobe
L
MCAS
O
123
Column address strobe
L
MWE
O
125
Write enable
L
MDQM
O
126
Data input/output mask enable
L



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com