L6730C datasheet(7/50 Pages) STMICROELECTRONICS

7 / 50 page

L6730C - L6730D

Pin connections and functions

7/50

Pin connections and functions

Figure 2.

Pins connection (top view)

In the L6730D the multifunction pin is: CC/OVP/UVLO.

Table 3.

Pins connection

Pin n.

Name

Description

PGOOD DELAY

Connecting a capacitor between this pin and ground a delay is introduced

between the trigger of the internal PGOOD comparator and the external signal

rising edge. No delay can be introduced on the falling edge of the PGOOD

signal. The delay can be calculated with the following formula:

SYNCH

It is a Master-Slave pin. Two or more devices can be synchronized by simply

connecting the SYNCH pins together. The device operating with the highest

FSW will be the Master. The Slave devices will operate with 180° phase shift

from the Master. The best way to synchronize devices together is to set their

FSW at the same value. If it is not used the SYNCH pin can be left floating.

SINK/OVP/UVLO

L6730C

CC/OVP/UVLO

L6730D

With this pin it is possible:

– To enable-disable the sink mode current capability after SS (L6730C);

– To enable-disable the constant current OCP after SS (L6730D);

– To enable-disable the latch mode for the OVP;

– To set the UVLO threshold for the 5V BUS and 12V BUS.

The device captures the analog value present at this pin at the start-up when

VCC meets the UVLO threshold.

HTSSOP20

OSC

SS/INH

CO MP

GN D

SYNCH

PGOOD DELAY

TM ASK

EAREF

PGOOD

PHASE

HGATE

BOOT

VCC

VCCDR

LGATE

OCL

OCH

PGND

HTSSOP20

OSC

SS/INH

CO MP

GN D

SYNCH

PGOOD DELAY

TM ASK

EAREF

PGOOD

PHASE

HGATE

BOOT

VCC

VCCDR

LGATE

OCL

OCH

PGND

SINK/OVP/UVLO

HTSSOP20

QFN 4x4 24L

()

PGDelay

⋅

= 5

[µs]

L6730C bảng dữ liệu(PDF) 7 Page - STMicroelectronics

L6730C bảng dữ liệu(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL