© Nexperia B.V. 2017. All rights reserved

PHKD6N02LT

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 04 — 27 April 2010

4 of 13

Nexperia

PHKD6N02LT

Dual N-channel TrenchMOS logic level FET

5.

Thermal characteristics

Table 5.

Thermal characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Rth(j-sp)

thermal resistance from

junction to solder point

see Figure 4

--30

K/W

Rth(j-a)

thermal resistance from

junction to ambient

minimum footprint; mounted on

printed-circuit board

-70

-K/W

Fig 4.

Transient thermal impedance from junction to ambient as a function of pulse duration

003aaa301

10−1

1

10

102

10−4

10−3

10−2

10−1

1

10

t p (s)

Zth(j-sp)

(K/W)

single pulse

0.05

0.1

0.2

0.02

δ = 0.5

tp

tp

T

P

t

T

δ =