UPD67B datasheet(13/73 Pages) RENESAS

13 / 73 page

µPD67B, 68B

Data Sheet U16792EJ1V1DS

Figure 2-4. Data Memory Configuration

2.6 Data Pointer (DP): 12 Bits

The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents.

The lower 8 bits of the ROM address are specified by R0 of the data memory; and the higher 4 bits by bits 4

to 7 of the P3 register (CR0).

After reset, the pointer contents become 000H.

Figure 2-5. Data Pointer Configuration

Note Set DP10 and DP11 to 0 in the case of the

µPD67B and set DP10 to 0 in the case of the µPD68B.

2.7 Accumulator (A): 4 Bits

The accumulator, which refers to a register consisting of 4 bits, plays a leading role in performing various

operations.

After reset, the accumulator contents are left undefined.

Figure 2-6. Accumulator Configuration

R10

R00

R11

R01

R12

R02

R13

R03

R14

R04

R15

R05

R16

R06

R17

R07

R18

R08

R19

R09

R1A

R0A

R1B

R0B

R1C

R0C

R1D

R0D

R1E

R0E

R1F

R0F

→DP (refer to 2.6 Data Pointer (DP))

→ASR (refer to 2.3 Address Stack Register (ASR (RF)))

R1n (higher 4 bits) R0n (lower 4 bits)

Page 0

R00

DP9

DP8

DP7

DP6

DP5

DP4

DP3

DP2

DP1

DP0

R10

P3 register

DP10

Note

DP11

Note

UPD67B bảng dữ liệu(PDF) 13 Page - Renesas Technology Corp

UPD67B bảng dữ liệu(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL