Nexperia

74ALVC573

Octal D-type transparent latch; 3-state

VM

VM

tW

tW

10 %

90 %

0 V

VI

VI

negative

pulse

positive

pulse

0 V

VM

VM

90 %

10 %

tf

tr

tr

tf

001aae331

VEXT

VCC

VI

VO

DUT

CL

RT

RL

RL

G

Test data is given in Table 9.

Definitions for test circuit:

RL = Load resistance.

CL = Load capacitance including jig and probe capacitance.

RT = Termination resistance should be equal to output impedance Zo of the pulse generator.

VEXT = External voltage for measuring switching times.

Fig. 13. Test circuit for measuring switching times

Table 9. Test data

Supply voltage

Input

Load

VEXT

VCC

VI

tr, tf

CL

RL

tPLH, tPHL

tPLZ, tPZL

tPHZ, tPZH

1.65 V to 1.95 V

VCC

≤ 2.0 ns

30 pF

1 kΩ

open

2VCC

GND

2.3 V to 2.7 V

VCC

≤ 2.0 ns

30 pF

500 Ω

open

2VCC

GND

2.7 V

2.7 V

≤ 2.5 ns

50 pF

500 Ω

open

6 V

GND

3.0 V to 3.6 V

2.7 V

≤ 2.5 ns

50 pF

500 Ω

open

6 V

GND

74ALVC573

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 4 — 30 April 2021

10 / 16