MPC8560CPXALDB datasheet(55/108 Pages) FREESCALE

55 / 108 page

MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1

Freescale Semiconductor

I2C

Figure 36 provides the AC test load for the I2C.

Figure 36. I2C AC Test Load

Figure 37 shows the AC timing diagram for the I2C bus.

Figure 37. I2C Bus AC Timing Diagram

Bus free time between a STOP and START condition

tI2KHDX

1.3

—

µs

Noise margin at the LOW level for each connected device

(including hysteresis)

VNL

0.1

× OVDD

—

Noise margin at the HIGH level for each connected device

(including hysteresis)

VNH

0.2

× OVDD

—

Notes:

1.The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tI2DVKH

symbolizes I2C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the tI2C

clock reference (K) going to the high (H) state or setup time. Also, tI2SXKL symbolizes I

2C timing (I2) for the time that

the data with respect to the start condition (S) went invalid (X) relative to the tI2C clock reference (K) going to the low

(L) state or hold time. Also, tI2PVKH symbolizes I

2C timing (I2) for the time that the data with respect to the stop

condition (P) reaching the valid state (V) relative to the tI2C clock reference (K) going to the high (H) state or setup

time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.MPC8560 provides a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge

the undefined region of the falling edge of SCL.

3.The maximum tI2DVKH has only to be met if the device does not stretch the LOW period (tI2CL) of the SCL signal.

4.CB = capacitance of one bus line in pF.

6.Guaranteed by design.

Table 40. I2C AC Electrical Specifications (continued)

All values refer to VIH (min) and VIL (max) levels (see Table 39).

Parameter

Symbol 1

Min

Max

Unit

Output

OVDD/2

RL = 50 Ω

Z0 = 50 Ω

SDA

SCL

tI2CF

tI2SXKL

tI2CL

tI2CH

tI2DXKL

tI2DVKH

tI2SXKL

tI2SVKH

tI2KHKL

tI2PVKH

tI2CR

tI2CF

MPC8560CPXALDB bảng dữ liệu(PDF) 55 Page - Freescale Semiconductor, Inc

MPC8560CPXALDB bảng dữ liệu(HTML) 55 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL